← Back to Patent Explorer
US5609719A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for performing chemical mechanical polish (CMP) of a wafer

Assignee: Texas Instruments Inc
•
Filing: 1994-11-03
•
Granted: 1997-03-11
•
Expires: 2014-11-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A CMP pad (58) for polishing a semiconductor wafer includes flat polymer sheet (85) for adhering to platen (26). Flat polymer sheet (85) receives slurry (66) that lubricates pad (58) and semiconductor wafer (54) as they contact one another. Pad (58) includes slurry recesses (82) that hold slurry (66) and a plurality of slurry channel paths (66) that form flow connections between predetermined ones of slurry recesses (82). Pad (58) maintains a desired level of slurry (66) between semiconductor wafer (54) and pad (58) to increase the oxide layer removal rate from semiconductor wafer (54), make the semiconductor wafer (54) surface more uniform, and minimize edge exclusion (92) in the CMP of semiconductor wafers (54).

Inventors

  • 👤 Eugene O. Hempel

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 21:08
CPC Classifications
B; B24; B24B; B24B37/00; B24B37/11; B24B37/20; B24B37/26

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 130 words
A method for polishing a semiconductor wafer, comprising the steps off: placing the semiconductor wafer on a carrier device; coating a slurry on a pad to a predetermined thickness, the pad having a plurality of channel paths and a plurality of slurry recesses at intersections of certain ones of the plurality of channel paths, said recesses having a depth greater than that of said channel paths to facilitate slurry collection and retention in said recesses, the slurry thickness being sufficient to fill the slurry recesses and flow through the channel paths; imparting relative motion to said semiconductor wafer and to said pad; contacting the semiconductor wafer with the pad for polishing the semiconductor wafer, while maintaining a sufficient layer of the slurry on the pad for lubricating the semiconductor wafer.
Claim 2
Independent Claim 130 words
A method for polishing a semiconductor wafer, comprising the steps off: placing the semiconductor wafer on a carrier device; coating a slurry on a pad to a predetermined thickness, the pad having a plurality of channel paths and a plurality of slurry recesses at intersections of certain ones of the plurality of channel paths, said recesses having a depth greater than that of said channel paths to facilitate slurry collection and retention in said recesses, the slurry thickness being sufficient to fill the slurry recesses and flow through the channel paths; imparting relative motion to said semiconductor wafer and to said pad; contacting the semiconductor wafer with the pad for polishing the semiconductor wafer, while maintaining a sufficient layer of the slurry on the pad for lubricating the semiconductor wafer.
Claim 3
Dependent Claim 33 words
The method of claim 1, further comprising the step of rotating the carrier device in a first circular direction and rotating the pad in a second circular direction opposite the first circular direction.
Claim 4
Dependent Claim 51 words
The method of claim 1, further comprising the step of maintaining a sufficient coating of slurry on the pad for extending the polishing area of the semiconductor wafer and thereby reducing edge exclusion on the semiconductor wafer by flowing slurry through the channel paths at the periphery of the semiconductor wafer.
Claim 5
Dependent Claim 54 words
The method of claim 1, further comprising the step of flowing the slurry through the channel paths for maintaining a sufficiently uniform layer of slurry on the pad for uniformly polishing the semiconductor wafer to a thickness variation of less than 8 mils between any two points on the surface of the semiconductor wafer.
Claim 6
Dependent Claim 38 words
The method of claim 1, further comprising the step of flowing the slurry through the channel paths to maintain a prescribed amount of slurry on the pads to increase an oxide layer removal rate from the semiconductor wafer.
Claim 7
Dependent Claim 35 words
The method of claim 1, further comprising the step of flowing the slurry through a channel path, such that each of the slurry recesses associates with at least one of the plurality of channel paths.
Claim 8
Dependent Claim 28 words
The method of claim 1, further comprising the step of cleaning the slurry from the semiconductor wafer using a pH controlling bath at a semiconductor wafer cleaning station.
Claim 9
Dependent Claim 47 words
The method of claim 1, wherein said contacting step comprises the step of contacting the rotating semiconductor wafer with a pad having a cellular material structure for polishing the semiconductor wafer while maintaining a sufficient layer of the slurry on the pad for lubricating the semiconductor wafer.
Claim 10
Dependent Claim 63 words
The method of claim 1, wherein said coating step further comprises the step of flowing the slurry through a plurality of channel paths connecting between certain ones of the plurality of slurry recesses, the channel paths having a width of not greater than about 50 mils and a depth of not greater than about 50 mils for maintaining the slurry on the pad.

References Cited (Backward Citations)

US5020283A Cited
US5297364A Cited
US5078801A Cited
US5216843A Cited
US5329734A Cited
US5394655A Cited
US5441598A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-03-10 2000-09-09 2001-03-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-03-10 2004-09-09 2005-03-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-03-10 2008-09-09 2009-03-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag