Patent US6004857A successfully refreshed from Google Patents.
Patent US5604460A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5604460A Expired / Lapsed US ⏱️ 0.0 years remaining

Amplifier array and receiver circuit that includes the amplifier array

Assignee: Intel Corp
•
Filing: 1995-07-10
•
Granted: 1997-02-18
•
Expires: 2015-07-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An amplifier array having digitally adjustable total gain and being constructed of a multiplicity of switchable individual amplifiers, includes at least two parallel, selectively triggerable gain paths having input and output sides. Each of the gain paths has an input amplifier and a switching amplifier being connected downstream of the input amplifier and being switchable in stages. A multiplexer has inputs connected to the output side of the gain paths and has an output. An amplifier array input is connected to the input side of the gain paths and an amplifier array output is formed by the output of the multiplexer. In a mobile radio receiver having the amplifier array, a total gain of the amplifier array is adjusted for setting an output signal of the mobile radio receiver at a constant level.

Inventors

  • 👤 Peter Sehrig
  • 👤 Josef Fenk
  • 👤 Stefan Heinen

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 09:31
CPC Classifications
H; H03; H03G; H03G1/00; H03G1/0005; H03G1/0088; H03G3/00; H03G3/001

Claims Analysis

Total Claims: 20
Claim 1
Independent Claim 108 words
An amplifier array having digitally adjustable total gain and being constructed of a multiplicity of switchable individual amplifiers, comprising: at least two parallel, selectively triggerable gain paths having input and output sides; each of said gain paths having an input amplifier and a switching amplifier being connected downstream of said input amplifier and being switchable in stages; a multiplexer having inputs connected to said output side of said gain paths and having an output; and an amplifier array input connected to said input side of said gain paths and an amplifier array output being formed by said output of said multiplexer; wherein said input amplifier are base-coupled amplifiers.
Claim 2
Dependent Claim 108 words
An amplifier array having digitally adjustable total gain and being constructed of a multiplicity of switchable individual amplifiers, comprising: at least two parallel, selectively triggerable gain paths having input and output sides; each of said gain paths having an input amplifier and a switching amplifier being connected downstream of said input amplifier and being switchable in stages; a multiplexer having inputs connected to said output side of said gain paths and having an output; and an amplifier array input connected to said input side of said gain paths and an amplifier array output being formed by said output of said multiplexer; wherein said input amplifier are base-coupled amplifiers.
Claim 3
Dependent Claim 34 words
The amplifier array according to claim 1, wherein said input amplifiers are switchable, and a selection of one of said gain paths is made by a selection of one of said an input amplifiers.
Claim 4
Dependent Claim 108 words
An amplifier array having digitally adjustable total gain and being constructed of a multiplicity of switchable individual amplifiers, comprising: at least two parallel, selectively triggerable gain paths having input and output sides; each of said gain paths having an input amplifier and a switching amplifier being connected downstream of said input amplifier and being switchable in stages; a multiplexer having inputs connected to said output side of said gain paths and having an output; and an amplifier array input connected to said input side of said gain paths and an amplifier array output being formed by said output of said multiplexer, wherein said switching amplifiers are emitter-coupled amplifiers.
Claim 5
Dependent Claim 108 words
An amplifier array having digitally adjustable total gain and being constructed of a multiplicity of switchable individual amplifiers, comprising: at least two parallel, selectively triggerable gain paths having input and output sides; each of said gain paths having an input amplifier and a switching amplifier being connected downstream of said input amplifier and being switchable in stages; a multiplexer having inputs connected to said output side of said gain paths and having an output; and an amplifier array input connected to said input side of said gain paths and an amplifier array output being formed by said output of said multiplexer, wherein said switching amplifiers are emitter-coupled amplifiers.
Claim 6
Dependent Claim 19 words
The amplifier array according to claim 1, including at least one further switching amplifier connected downstream of said multiplexer.
Claim 7
Dependent Claim 136 words
An amplifier array having digitally adjustable total gain and being constructed of a multiplicity of switchable individual amplifiers, comprising: at least two parallel, selectively triggerable gain paths having input and output sides; each of said gain paths having an input amplifier and a switching amplifier being connected downstream of said input amplifier and being switchable in stages; a multiplexer having inputs connected to said output side of said gain paths and having an output; and an amplifier array input connected to said input side of said gain paths and an amplifier array output being formed by said output of said multiplexer, including at least one further switching amplifier connected downstream of said multiplexer, wherein at least one of said at least one further switching amplifier is capacitively coupled to said multiplexer or a further switching amplifier.
Claim 8
Dependent Claim 136 words
An amplifier array having digitally adjustable total gain and being constructed of a multiplicity of switchable individual amplifiers, comprising: at least two parallel, selectively triggerable gain paths having input and output sides; each of said gain paths having an input amplifier and a switching amplifier being connected downstream of said input amplifier and being switchable in stages; a multiplexer having inputs connected to said output side of said gain paths and having an output; and an amplifier array input connected to said input side of said gain paths and an amplifier array output being formed by said output of said multiplexer, including at least one further switching amplifier connected downstream of said multiplexer, wherein at least one of said at least one further switching amplifier is capacitively coupled to said multiplexer or a further switching amplifier.
Claim 9
Dependent Claim 142 words
An amplifier array having digitally adjustable total gain and being constructed of a multiplicity of switchable individual amplifiers, comprising: at least two parallel, selectively triggerable gain paths having input and output sides; each of said gain paths having an input amplifier and a switching amplifier being connected downstream of said input amplifier and being switchable in stages; a multiplexer having inputs connected to said output side of said gain paths and having an output; and an amplifier array input connected to said input side of said gain paths and an amplifier array output being formed by said output of said multiplexer, wherein said switching amplifiers are formed with n parallel-connected, selectively actuatable amplifiers having variable gains, and the gains each differ by the same factor from the gain of any other of said amplifiers in the same one of said switching amplifiers.
Claim 10
Dependent Claim 142 words
An amplifier array having digitally adjustable total gain and being constructed of a multiplicity of switchable individual amplifiers, comprising: at least two parallel, selectively triggerable gain paths having input and output sides; each of said gain paths having an input amplifier and a switching amplifier being connected downstream of said input amplifier and being switchable in stages; a multiplexer having inputs connected to said output side of said gain paths and having an output; and an amplifier array input connected to said input side of said gain paths and an amplifier array output being formed by said output of said multiplexer, wherein said switching amplifiers are formed with n parallel-connected, selectively actuatable amplifiers having variable gains, and the gains each differ by the same factor from the gain of any other of said amplifiers in the same one of said switching amplifiers.
Claim 11
Dependent Claim 109 words
An amplifier array having digitally adjustable total gain and being constructed of a multiplicity of switchable individual amplifiers, comprising: at least two parallel, selectively triggerable gain paths having input and output sides; each of said gain paths having an input amplifier and a switching amplifier being connected downstream of said input amplifier and being switchable in stages; a multiplexer having inputs connected to said output side of said gain paths and having an output; and an amplifier array input connected to said input side of said gain paths and an amplifier array output being formed by said output of said multiplexer, wherein all of said amplifiers are differential amplifiers.
Claim 12
Dependent Claim 109 words
An amplifier array having digitally adjustable total gain and being constructed of a multiplicity of switchable individual amplifiers, comprising: at least two parallel, selectively triggerable gain paths having input and output sides; each of said gain paths having an input amplifier and a switching amplifier being connected downstream of said input amplifier and being switchable in stages; a multiplexer having inputs connected to said output side of said gain paths and having an output; and an amplifier array input connected to said input side of said gain paths and an amplifier array output being formed by said output of said multiplexer, wherein all of said amplifiers are differential amplifiers.
Claim 13
Dependent Claim 18 words
The amplifier array according to claim 1, wherein said individual amplifiers are interconnected to produce a linear gain.
Claim 14
Dependent Claim 15 words
The amplifier array according to claim 1, including a control circuit triggering said individual amplifiers.
Claim 15
Dependent Claim 18 words
The amplifier array according to claim 9, including a three-conductor bus with which said control circuit is triggered.
Claim 16
Dependent Claim 121 words
An amplifier array having digitally adjustable total gain and being constructed of a multiplicity of switchable individual amplifiers, comprising: at least two parallel, selectively triggerable gain paths having input and output sides; each of said gain paths having an input amplifier and a switching amplifier being connected downstream of said input amplifier and being switchable in stages; a multiplexer having inputs connected to said output side of said gain paths and having an output; and an amplifier array input connected to said input side of said gain paths and an amplifier array output being formed by said output of said multiplexer, wherein said amplifiers receive a reference current through operating point currents for making a total gain virtually independent of temperature.
Claim 17
Dependent Claim 121 words
An amplifier array having digitally adjustable total gain and being constructed of a multiplicity of switchable individual amplifiers, comprising: at least two parallel, selectively triggerable gain paths having input and output sides; each of said gain paths having an input amplifier and a switching amplifier being connected downstream of said input amplifier and being switchable in stages; a multiplexer having inputs connected to said output side of said gain paths and having an output; and an amplifier array input connected to said input side of said gain paths and an amplifier array output being formed by said output of said multiplexer, wherein said amplifiers receive a reference current through operating point currents for making a total gain virtually independent of temperature.
Claim 18
Dependent Claim 141 words
A mobile radio receiver, comprising: an amplifier array having digitally adjustable total gain, being constructed of a multiplicity of switchable individual amplifiers, and including: at least two parallel, selectively triggerable gain paths having input and output sides; each of said gain paths having an input amplifier and a switching amplifier being connected downstream of said input amplifier and being switchable in stages; a multiplexer having inputs connected to said output side of said gain paths and having an output; and an amplifier array input connected to said input side of said gain paths and an amplifier array output being formed by said output of said multiplexer; an adjuster for a total gain of said amplifier array setting an output signal of the mobile radio receiver at a constant level; and a preamplifier being triggerable and adjustable by said total gain adjuster.
Claim 19
Dependent Claim 141 words
A mobile radio receiver, comprising: an amplifier array having digitally adjustable total gain, being constructed of a multiplicity of switchable individual amplifiers, and including: at least two parallel, selectively triggerable gain paths having input and output sides; each of said gain paths having an input amplifier and a switching amplifier being connected downstream of said input amplifier and being switchable in stages; a multiplexer having inputs connected to said output side of said gain paths and having an output; and an amplifier array input connected to said input side of said gain paths and an amplifier array output being formed by said output of said multiplexer; an adjuster for a total gain of said amplifier array setting an output signal of the mobile radio receiver at a constant level; and a preamplifier being triggerable and adjustable by said total gain adjuster.
Claim 20
Dependent Claim 18 words
The mobile radio receiver according to claim 12, including a three-conductor bus for triggering said total gain adjuster.

References Cited (Backward Citations)

US3603972A Cited
GB1578645A Cited
GB2040125A Cited
US4430609A Cited
US4598252A Cited
US5272449A Cited
US5216384A Cited
US5313172A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-02-18 2000-08-19 2001-02-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-02-18 2004-08-19 2005-02-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-02-18 2008-08-19 2009-02-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag