Patent US5602046A successfully refreshed from Google Patents.
US5602046A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated zener diode protection structures and fabrication methods for DMOS power devices
Assignee: National Semiconductor Corp
•
Filing: 1996-04-12
•
Granted: 1997-02-11
•
Expires: 2016-04-12
Abstract
Abstract In one embodiment, modifications to the polysilicon gate, body, source, and contact masks of a DMOS process add a source-body monocrystalline gate protection diode under the gate pad by implanting an anode region beneath the gate. The anode is connected to the gate through the gate metal in the pad. In addition to the gate-source diode, there is a connection from the drain to the gate through the anode formed by the body region beneath the gate. This embodiment includes a junction terminating field plate. The field plate creates a protection device similar to a zener diode, but exhibits a current/voltage characteristic similar to a thyristor. A significant feature of this embodiment is that the zener breakdown voltage is easily adjusted by a simple modification to the fabrication process. The field plate creates two opposing junctions with the spacing determined by the field plate length. The concentration gradients under the field plate, and hence the breakdown voltage, is controlled by suitable field plate length and other processing conditions. A zener breakdown programmability option is implemented so that the zener breakdown voltage is varied by suitable process selection using only one additional implant, temperature cycle, and photolithographic mask. The zener diode gate protection structure formed using the field plate has a high current per unit power; therefore, a smaller protection structure can be implemented compared to the prior art, because more current is conducted for a given size structure.
Inventors
- 👤 Daniel Calafut
- 👤 Izak Bencuya
- 👤 Steven Sapp
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 10:23
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/101; H10D84/141; H10D84/148; H10D30/00; H10D30/60; H10D30/64; H10D30/66; H10D30/665; H10D89/00; H10D89/60; H10D89/601; H10D89/611; H10D64/00; H10D64/111; Y; Y10; Y10S; Y10S148/00; Y10S148/126; Y10S148/174; Y10S438/00; Y10S438/983
Claims Analysis
Total Claims: 26
Claim 1
Independent Claim
380 words
A method of fabricating an overvoltage protection device for an input of a semiconductor device, the method comprising the steps of: growing a gate oxide layer on an underlying epitaxial layer of a first conductivity type; forming a gate conductive layer on the gate oxide layer; defining a first photolithographic mask over the gate conductive layer that protects a gate region and a field plate region; etching the conductive layer through the first photolithographic mask so as to form a gate and a field plate; implanting body impurities of a second conductivity type to form a transistor body implant region and an input pad body implant region; removing the first photolithographic mask; performing a thermal body drive-in step to diffuse the body impurities of the second conductivity type vertically and laterally to form a diffused transistor body region and a diffused input pad body implant region; defining a second photolithographic mask that exposes a heavy body contact region within the diffused transistor body region; implanting body contact impurities of the second conductivity type to form a heavy body implant region; removing the second photolithographic mask; performing a thermal body contact drive-in step to diffuse the body contact impurities of the second conductivity type vertically and laterally to form a diffused heavy body region; defining a third photolithographic mask that exposes a source region within the diffused transistor body region and a zener diode cathode region within the diffused input pad body region; implanting source impurities of the first conductivity type to form a source implant region and a zener cathode implant region; removing the third photolithographic mask; performing a thermal source drive-in step to diffuse the source impurities of the first conductivity type vertically and laterally to form a diffused source region and a diffused zener cathode region; depositing an insulation layer; defining a fourth photolithographic mask that protects the gate and a portion of the field plate and exposes portions of the diffused source region and the diffused zener cathode region; etching the insulation layer through the fourth photolithographic mask; depositing a metal layer; defining a fifth photolithographic mask that protects an input pad metal region and a source metal region and exposes a region overlying the field plate; and etching the metal layer through the fifth photolithographic mask.
Claim 2
Independent Claim
380 words
A method of fabricating an overvoltage protection device for an input of a semiconductor device, the method comprising the steps of: growing a gate oxide layer on an underlying epitaxial layer of a first conductivity type; forming a gate conductive layer on the gate oxide layer; defining a first photolithographic mask over the gate conductive layer that protects a gate region and a field plate region; etching the conductive layer through the first photolithographic mask so as to form a gate and a field plate; implanting body impurities of a second conductivity type to form a transistor body implant region and an input pad body implant region; removing the first photolithographic mask; performing a thermal body drive-in step to diffuse the body impurities of the second conductivity type vertically and laterally to form a diffused transistor body region and a diffused input pad body implant region; defining a second photolithographic mask that exposes a heavy body contact region within the diffused transistor body region; implanting body contact impurities of the second conductivity type to form a heavy body implant region; removing the second photolithographic mask; performing a thermal body contact drive-in step to diffuse the body contact impurities of the second conductivity type vertically and laterally to form a diffused heavy body region; defining a third photolithographic mask that exposes a source region within the diffused transistor body region and a zener diode cathode region within the diffused input pad body region; implanting source impurities of the first conductivity type to form a source implant region and a zener cathode implant region; removing the third photolithographic mask; performing a thermal source drive-in step to diffuse the source impurities of the first conductivity type vertically and laterally to form a diffused source region and a diffused zener cathode region; depositing an insulation layer; defining a fourth photolithographic mask that protects the gate and a portion of the field plate and exposes portions of the diffused source region and the diffused zener cathode region; etching the insulation layer through the fourth photolithographic mask; depositing a metal layer; defining a fifth photolithographic mask that protects an input pad metal region and a source metal region and exposes a region overlying the field plate; and etching the metal layer through the fifth photolithographic mask.
Claim 3
Dependent Claim
28 words
A method of fabricating an overvoltage protection device for an input of a semiconductor device as in claim 1, further comprising the step of: depositing a passivation layer.
Claim 4
Dependent Claim
35 words
A method of fabricating an overvoltage protection device for an input of a semiconductor device as in claim 1, wherein the first conductivity type is N type and the second conductivity type is P type.
Claim 5
Dependent Claim
47 words
A method of fabricating an overvoltage protection device for an input of a semiconductor device as in claim 3, further comprising the step of: prior to the step of growing a gate oxide layer, growing the epitaxial layer on a heavily-doped substrate of the first conductivity type.
Claim 6
Dependent Claim
30 words
A method of fabricating an overvoltage protection device for an input of a semiconductor device as in claim 4, wherein the input is a gate input of a DMOS device.
Claim 7
Dependent Claim
30 words
A method of fabricating an overvoltage protection device for an input of a semiconductor device as in claim 5, wherein the gate oxide layer is approximately 400 Angstroms in thickness.
Claim 8
Dependent Claim
26 words
A method of fabricating an overvoltage protection device for an input of a semiconductor device as in claim 6, wherein the gate conductive layer is polysilicon.
Claim 9
Dependent Claim
30 words
A method of fabricating an overvoltage protection device for an input of a semiconductor device as in claim 7, wherein the gate conductive layer is approximately 5,500 Angstroms in thickness.
Claim 10
Dependent Claim
27 words
A method of fabricating an overvoltage protection device for an input of a semiconductor device as in claim 1, wherein the gate oxide layer is silicon dioxide.
Claim 11
Dependent Claim
39 words
A method of fabricating an overvoltage protection device for an input of a semiconductor device as in claim 3, wherein the body impurities and the body contact impurities are boron atoms, and wherein the source impurities are arsenic atoms.
Claim 12
Dependent Claim
29 words
A method of fabricating an overvoltage protection device for an input of a semiconductor device as in claim 10, wherein the insulation layer is borophosphosilicate glass or phosphosilicate glass.
Claim 13
Dependent Claim
29 words
A method of fabricating an overvoltage protection device for an input of a semiconductor device as in claim 5, wherein the fourth photolithographic mask protects the entire field plate.
Claim 14
Independent Claim
445 words
A method of fabricating an overvoltage protection device for an input of a semiconductor device, the method comprising the steps of: growing a gate oxide layer on an underlying epitaxial layer of a first conductivity type; forming a gate conductive layer on the gate oxide layer; defining a first field plate photolithographic mask over the gate conductive layer that protects a field plate region; etching the conductive layer through the first field plate photolithographic mask so as to form a field plate; implanting body impurities of a second conductivity type to form an input pad body implant region; removing the first field plate photolithographic mask; performing a thermal zener drive-in step to diffuse the body impurities of the second conductivity type vertically and laterally to form a diffused input pad body implant region; defining a first gate photolithographic mask over the gate conductive layer that protects a gate region; etching the conductive layer through the first gate photolithographic mask so as to form a gate; implanting body impurities of a second conductivity type to form a transistor body implant region; removing the first gate photolithographic mask; performing a thermal body drive-in step to diffuse the body impurities of the second conductivity type vertically and laterally to form a diffused transistor body region; defining a second photolithographic mask that exposes a heavy body contact region within the diffused transistor body region; implanting body contact impurities of the second conductivity type to form a heavy body implant region; removing the second photolithographic mask; performing a thermal body contact drive-in step to diffuse the body contact impurities of the second conductivity type vertically and laterally to form a diffused heavy body region; defining a third photolithographic mask that exposes a source region within the diffused transistor body region and a zener diode cathode region within the diffused input pad body region; implanting source impurities of the first conductivity type to form a source implant region and a zener cathode implant region; removing the third photolithographic mask; performing a thermal source drive-in step to diffuse the source impurities of the first conductivity type vertically and laterally to form a diffused source region and a diffused zener cathode region; depositing an insulation layer; defining a fourth photolithographic mask that protects the gate and portion of the field plate and exposes portions of the diffused source region and the diffused zener cathode region; etching the insulation layer through the fourth photolithographic mask; depositing a metal layer; defining a fifth photolithographic mask that protects an input pad metal region and a source metal region and exposes a region overlying the field plate; and etching the metal layer through the fifth photolithographic mask.
Claim 15
Independent Claim
445 words
A method of fabricating an overvoltage protection device for an input of a semiconductor device, the method comprising the steps of: growing a gate oxide layer on an underlying epitaxial layer of a first conductivity type; forming a gate conductive layer on the gate oxide layer; defining a first field plate photolithographic mask over the gate conductive layer that protects a field plate region; etching the conductive layer through the first field plate photolithographic mask so as to form a field plate; implanting body impurities of a second conductivity type to form an input pad body implant region; removing the first field plate photolithographic mask; performing a thermal zener drive-in step to diffuse the body impurities of the second conductivity type vertically and laterally to form a diffused input pad body implant region; defining a first gate photolithographic mask over the gate conductive layer that protects a gate region; etching the conductive layer through the first gate photolithographic mask so as to form a gate; implanting body impurities of a second conductivity type to form a transistor body implant region; removing the first gate photolithographic mask; performing a thermal body drive-in step to diffuse the body impurities of the second conductivity type vertically and laterally to form a diffused transistor body region; defining a second photolithographic mask that exposes a heavy body contact region within the diffused transistor body region; implanting body contact impurities of the second conductivity type to form a heavy body implant region; removing the second photolithographic mask; performing a thermal body contact drive-in step to diffuse the body contact impurities of the second conductivity type vertically and laterally to form a diffused heavy body region; defining a third photolithographic mask that exposes a source region within the diffused transistor body region and a zener diode cathode region within the diffused input pad body region; implanting source impurities of the first conductivity type to form a source implant region and a zener cathode implant region; removing the third photolithographic mask; performing a thermal source drive-in step to diffuse the source impurities of the first conductivity type vertically and laterally to form a diffused source region and a diffused zener cathode region; depositing an insulation layer; defining a fourth photolithographic mask that protects the gate and portion of the field plate and exposes portions of the diffused source region and the diffused zener cathode region; etching the insulation layer through the fourth photolithographic mask; depositing a metal layer; defining a fifth photolithographic mask that protects an input pad metal region and a source metal region and exposes a region overlying the field plate; and etching the metal layer through the fifth photolithographic mask.
Claim 16
Dependent Claim
28 words
A method of fabricating an overvoltage protection device for an input of a semiconductor device as in claim 13, further comprising the step of: depositing a passivation layer.
Claim 17
Dependent Claim
35 words
A method of fabricating an overvoltage protection device for an input of a semiconductor device as in claim 13, wherein the first conductivity type is N type and the second conductivity type is P type.
Claim 18
Dependent Claim
47 words
A method of fabricating an overvoltage protection device for an input of a semiconductor device as in claim 15, further comprising the step of: prior to the step of growing a gate oxide layer, growing the epitaxial layer on a heavily-doped substrate of the first conductivity type.
Claim 19
Dependent Claim
30 words
A method of fabricating an overvoltage protection device for an input of a semiconductor device as in claim 16, wherein the input is a gate input of a DMOS device.
Claim 20
Dependent Claim
30 words
A method of fabricating an overvoltage protection device for an input of a semiconductor device as in claim 17, wherein the gate oxide layer is approximately 400 Angstroms in thickness.
Claim 21
Dependent Claim
26 words
A method of fabricating an overvoltage protection device for an input of a semiconductor device as in claim 18, wherein the gate conductive layer is polysilicon.
Claim 22
Dependent Claim
30 words
A method of fabricating an overvoltage protection device for an input of a semiconductor device as in claim 19, wherein the gate conductive layer is approximately 5,500 Angstroms in thickness.
Claim 23
Dependent Claim
27 words
A method of fabricating an overvoltage protection device for an input of a semiconductor device as in claim 13, wherein the gate oxide layer is silicon dioxide.
Claim 24
Dependent Claim
39 words
A method of fabricating an overvoltage protection device for an input of a semiconductor device as in claim 15, wherein the body impurities and the body contact impurities are boron atoms, and wherein the source impurities are arsenic atoms.
Claim 25
Dependent Claim
29 words
A method of fabricating an overvoltage protection device for an input of a semiconductor device as in claim 22, wherein the insulation layer is borophosphosilicate glass or phosphosilicate glass.
Claim 26
Dependent Claim
29 words
A method of fabricating an overvoltage protection device for an input of a semiconductor device as in claim 17, wherein the fourth photolithographic mask protects the entire field plate.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-02-11 | 2000-08-12 | 2001-02-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-02-11 | 2004-08-12 | 2005-02-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-02-11 | 2008-08-12 | 2009-02-11 | $7700.00 | Window Closed / Lapsed |