← Back to Patent Explorer
US5599726A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of making a conductive spacer lightly doped drain (LDD) for hot carrier effect (HCE) control

Assignee: GlobalFoundries Singapore Pte Ltd
•
Filing: 1995-12-04
•
Granted: 1997-02-04
•
Expires: 2015-12-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A Metal Oxide Semiconductor Field Effect Transistor (MOSFET) with limited susceptibility to Hot Carrier Effects (HCEs), and a method by which that MOSFET is formed. There is first provided a semiconductor substrate which has a first portion, a second portion adjoining a side of the first portion and a third portion adjoining an opposite side of the first portion. Formed upon the first portion of the semiconductor substrate is a gate oxide layer which has a gate electrode formed and aligned thereupon. The gate electrode has a first sidewall adjoining the second portion of the semiconductor substrate and a second sidewall adjoining the third portion of the semiconductor substrate. Formed upon the first sidewall of the gate electrode and upon the surface of the second portion of the semiconductor substrate adjoining the first sidewall is a conformal oxide layer. The conformal oxide layer has a dose of fluorine atoms incorporated therein. Formed upon the conformal oxide layer at a location above the second portion of the semiconductor substrate and adjoining the first sidewall of the gate electrode is a conductive spacer. Formed into the second portion of the semiconductor substrate at a location adjoining the conductive spacer and further removed from the gate electrode is a source electrode. Formed into the third portion of the semiconductor substrate is a drain electrode.

Inventors

  • 👤 Yang Pan

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 17:17
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/13; H10D62/149; H10D62/151; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10D30/023; H10D30/60; H10D30/611; H10D30/601; H10D64/00; H10D64/60; H10D64/66

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 210 words
A method for forming a Metal Oxide Semiconductor Field Effect Transistor (MOSFET) comprising: providing a semiconductor substrate, the semiconductor substrate having a first portion, a second portion adjoining a side of the first portion and a third portion adjoining an opposite side of the first portion; forming upon the first portion of the semiconductor substrate a gate oxide layer, the gate oxide layer having a gate electrode formed and aligned thereupon, the gate electrode having a first sidewall adjoining the second portion of the semiconductor substrate and a second sidewall adjoining the third portion of the semiconductor substrate; forming upon the first sidewall of the gate electrode and upon the surface of the second portion of the semiconductor substrate adjoining the first sidewall of the gate electrode a conformal oxide layer, the conformal oxide layer having a dose of fluorine atoms contained therein; forming upon the conformal oxide layer at the juncture of the first sidewall of the gate electrode and the second portion of the semiconductor substrate a conductive spacer; forming into the second portion of the semiconductor substrate at a location adjoining the conductive spacer and further removed from the gate electrode a source electrode; and, forming into the third portion of the semiconductor substrate a drain electrode.
Claim 2
Independent Claim 210 words
A method for forming a Metal Oxide Semiconductor Field Effect Transistor (MOSFET) comprising: providing a semiconductor substrate, the semiconductor substrate having a first portion, a second portion adjoining a side of the first portion and a third portion adjoining an opposite side of the first portion; forming upon the first portion of the semiconductor substrate a gate oxide layer, the gate oxide layer having a gate electrode formed and aligned thereupon, the gate electrode having a first sidewall adjoining the second portion of the semiconductor substrate and a second sidewall adjoining the third portion of the semiconductor substrate; forming upon the first sidewall of the gate electrode and upon the surface of the second portion of the semiconductor substrate adjoining the first sidewall of the gate electrode a conformal oxide layer, the conformal oxide layer having a dose of fluorine atoms contained therein; forming upon the conformal oxide layer at the juncture of the first sidewall of the gate electrode and the second portion of the semiconductor substrate a conductive spacer; forming into the second portion of the semiconductor substrate at a location adjoining the conductive spacer and further removed from the gate electrode a source electrode; and, forming into the third portion of the semiconductor substrate a drain electrode.
Claim 3
Dependent Claim 21 words
The method of claim 1 wherein the thickness of the gate oxide layer is from about 40 to about 200 angstroms.
Claim 4
Dependent Claim 21 words
The method of claim 1 wherein the thickness of the conformal oxide layer is from about 100 to about 500 angstroms.
Claim 5
Dependent Claim 29 words
The method of claim 1 wherein the dose of fluorine atoms within the conformal oxide layer is formed at about 1E20 to about 1E22 fluorine atoms per cubic centimeter.
Claim 6
Dependent Claim 48 words
The method of claim 4 wherein the dose of fluorine atoms within the conformal oxide layer is formed through an ion implantation method employing a fluorine source at about 1E14 to about 1E16 ions per square centimeter dose and about 5 to about 50 keV ion implantation energy.
Claim 7
Dependent Claim 38 words
The method of claim 4 wherein the dose of fluorine atoms within the conformal oxide layer is formed through co-deposition of a fluorine source material with a silicon source material from which is formed the conformal oxide layer.
Claim 8
Dependent Claim 30 words
The method of claim 1 wherein the conductive spacer is from about 800 to about 2000 angstroms in width upon the surface of the second region of the semiconductor substrate.
Claim 9
Dependent Claim 14 words
The method of claim 1 wherein the conductive spacer is formed from doped polysilicon.
Claim 10
Dependent Claim 22 words
The method of claim 8 wherein the doped polysilicon has a conductivity of from about 10 to about 100 ohms per square.
Claim 11
Dependent Claim 29 words
The method of claim 9 wherein the doped polysilicon is doped through implantation of dopant atoms into a blanket polysilicon layer from which is formed the doped polysilicon spacer.
Claim 12
Dependent Claim 30 words
The method of claim 9 wherein the doped polysilicon is doped in-situ through incorporation of dopant atoms into a blanket polysilicon layer from which is formed the doped polysilicon spacer.

References Cited (Backward Citations)

US5108935A Cited
US5393676A Cited
US5521434A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-02-04 2000-08-05 2001-02-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-02-04 2004-08-05 2005-02-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-02-04 2008-08-05 2009-02-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag