US5592641A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and device for selectively locking write access to blocks in a memory array using write protect inputs and block enabled status
Assignee: Intel Corp
•
Filing: 1993-06-30
•
Granted: 1997-01-07
•
Expires: 2013-06-30
Abstract
Abstract A method and device for selectively enabling and disabling write access to flash blocks in a flash memory device. A lock command locks and unlocks a flash block in a flash array containing a plurality of flash blocks. A block data row decoder selects a block data area of the flash block, and a block status row decoder selects a block status area of the flash block. A lock bit in the block status area is programmed to a first logic state if the lock command specifies a lock flash block operation, or to a second logic state if the lock command specifies a release flash block operation. If a write protect input, read from the write protect pin of the flash memory device, indicates that a write lock is enabled and if a block enabled status bit in a block status register corresponding to the block indicates that the block has the write lock, then the lock bit is read and stored into the block enabled status bit in the block status register corresponding to the block. The write protect input is read again from the write protect pin and if the write protect input indicates that the write lock is enabled, and if the block enabled status bit in the block status register corresponding to the block, as updated, indicates that the block has the write lock, then an error is signaled.
Inventors
- 👤 Mickey L. Fandrich
- 👤 Salim B. Fedel
- 👤 Thomas C. Price
- 👤 Richard J. Durante
- 👤 Geoffrey A. Gould
- 👤 Timothy W. Goodell
- 👤 Scott M. Doyle
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 10:51
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/22; G11C7/00; G11C7/24
Claims Analysis
Total Claims: 41
Claim 1
Independent Claim
291 words
A method for selectively locking write access to a block of a flash cell array in a flash memory device, comprising the steps of: receiving a lock command over a host bus, the lock command specifying the block of the flash cell array from among at least one available block in the flash cell array; disabling a block data row decoder for a block data area of the block, and enabling a block status row decoder for a block status area of the block; programming a lock cell in the block status area to a first logic state, such that the first logic state of the lock cell indicates that the block has a write access lock; receiving a write command targeted for the block, the write command to specifying a program or erase operation on the block; sensing a write protect input from a write protect pin of the flash memory device, the write protect input indicating whether the write access lock is enabled or disabled; if the write protect input indicates that the write access lock is enabled, and if a block enabled status bit in a block status register corresponding to the block indicates that the block has the write access lock, then reading a lock bit from the lock cell and storing the lock bit into the block enabled status bit in the block status register corresponding to the block; sensing the write protect input from the write protect pin of the flash memory device; if the write protect input indicate that the write access lock is enabled, and if the block enabled status bit in the block status register corresponding to the block indicates that the block has the write access lock, then signaling an error.
Claim 2
Independent Claim
291 words
A method for selectively locking write access to a block of a flash cell array in a flash memory device, comprising the steps of: receiving a lock command over a host bus, the lock command specifying the block of the flash cell array from among at least one available block in the flash cell array; disabling a block data row decoder for a block data area of the block, and enabling a block status row decoder for a block status area of the block; programming a lock cell in the block status area to a first logic state, such that the first logic state of the lock cell indicates that the block has a write access lock; receiving a write command targeted for the block, the write command to specifying a program or erase operation on the block; sensing a write protect input from a write protect pin of the flash memory device, the write protect input indicating whether the write access lock is enabled or disabled; if the write protect input indicates that the write access lock is enabled, and if a block enabled status bit in a block status register corresponding to the block indicates that the block has the write access lock, then reading a lock bit from the lock cell and storing the lock bit into the block enabled status bit in the block status register corresponding to the block; sensing the write protect input from the write protect pin of the flash memory device; if the write protect input indicate that the write access lock is enabled, and if the block enabled status bit in the block status register corresponding to the block indicates that the block has the write access lock, then signaling an error.
Claim 3
Dependent Claim
74 words
The method of claim 1, wherein the step of disabling a block data row decoder for a block data area of the block, and enabling a block status row decoder for a block status area of the block comprises the step of loading a control register over a central control bus, the control register generating a disable signal for the block data row decoder and an enable signal for the block status row decoder.
Claim 4
Dependent Claim
59 words
The method of claim 1, further comprising the step of performing the program or erase operation on the block if the write protect input indicates that the write access lock is disabled or if the block enabled status bit in the block status register corresponding to the block indicates that the block does not have the write access lock.
Claim 5
Dependent Claim
25 words
The method of claim 3, wherein an erase operation on the block releases the write access lock on the block by erasing the lock cell.
Claim 6
Dependent Claim
35 words
The method of claim 3, wherein a power-on sequence in the flash memory device sets the block enabled status bit in the block status register to indicate that the block has the write access lock.
Claim 7
Dependent Claim
66 words
The method of claim 1, wherein the step of reading a lock bit from the lock cell comprises the steps of: disabling the block data row decoder for the block data area of the block, and enabling the block status row decoder for the block status area of the block; reading the lock cell in the block status area, the lock cell storing the lock bit.
Claim 8
Dependent Claim
42 words
The method of claim 1, wherein the step of storing the lock bit into the block enabled status bit of the block status register corresponding to the block comprises the step of loading the block status register over a central control bus.
Claim 9
Dependent Claim
284 words
A circuit for selectively locking write access to a block of a flash cell array in a flash memory device, comprising: circuit for receiving a lock command over a host bus, the lock command specifying the block of the flash cell array from among at least one available block in the flash cell array; circuit for disabling a block data row decoder for a block data area of the block, and enabling a block status row decoder for a block status area of the block; circuit for programming a lock cell in the block status area to a first logic state, such that the first logic state of the lock cell indicates that the block has a write access lock; circuit for receiving a write command targeted for the block, the write command specifying a program or erase operation on the block; circuit for sensing a write protect input from a write protect pin of the flash memory device, the write protect input indicating whether the write access lock is enabled or disabled; circuit for reading a lock bit from the lock cell and storing the lock bit into a block enabled status bit in a block status register corresponding to the block if the write protect input indicates that the write access lock is enabled, and if the block enabled status bit in the block status register corresponding to the block indicates that the block has the write access lock; circuit for signaling an error if the write protect input indicates that the write access lock is enabled, and if the block enabled status bit in the block status register corresponding to the block indicates that the block has the write access lock.
Claim 10
Dependent Claim
284 words
A circuit for selectively locking write access to a block of a flash cell array in a flash memory device, comprising: circuit for receiving a lock command over a host bus, the lock command specifying the block of the flash cell array from among at least one available block in the flash cell array; circuit for disabling a block data row decoder for a block data area of the block, and enabling a block status row decoder for a block status area of the block; circuit for programming a lock cell in the block status area to a first logic state, such that the first logic state of the lock cell indicates that the block has a write access lock; circuit for receiving a write command targeted for the block, the write command specifying a program or erase operation on the block; circuit for sensing a write protect input from a write protect pin of the flash memory device, the write protect input indicating whether the write access lock is enabled or disabled; circuit for reading a lock bit from the lock cell and storing the lock bit into a block enabled status bit in a block status register corresponding to the block if the write protect input indicates that the write access lock is enabled, and if the block enabled status bit in the block status register corresponding to the block indicates that the block has the write access lock; circuit for signaling an error if the write protect input indicates that the write access lock is enabled, and if the block enabled status bit in the block status register corresponding to the block indicates that the block has the write access lock.
Claim 11
Dependent Claim
73 words
The circuit of claim 8, wherein the circuit for disabling a block data row decoder for a block data area of the block, and enabling a block status row decoder for a block status area of the block comprises circuit for loading a control register over a central control bus, the control register generating a disable signal for the block data row decoder and an enable signal for the block status row decoder.
Claim 12
Dependent Claim
58 words
The circuit of claim 8, further comprising circuit for performing the program or erase operation on the block if the write protect input indicates that the write access lock is disabled or if the block enabled status bit in the block status register corresponding to the block indicates that the block does not have the write access lock.
Claim 13
Dependent Claim
25 words
The circuit of claim 10, wherein an erase operation on the block releases the write access lock on the block by erasing the lock cell.
Claim 14
Dependent Claim
35 words
The circuit of claim 10, wherein a power-on sequence in the flash memory device sets the block enabled status bit in the block status register to indicate that the block has the write access lock.
Claim 15
Dependent Claim
67 words
The circuit of claim 8, wherein the circuit for reading a lock bit from the lock cell comprises: circuit for disabling the block data row decoder for the block data area of the block, and enabling the block status row decoder for the block status area of the block; circuit for reading the lock cell in the block status area, the lock cell storing the lock bit.
Claim 16
Dependent Claim
41 words
The circuit of claim 8, wherein the circuit for storing the lock bit into the block enabled status bit of the block status register corresponding to the block comprises circuit for loading the block status register over a central control bus.
Claim 17
Dependent Claim
198 words
A flash memory device, comprising: a flash cell array comprising a block, the block comprising a block data area and a block status area, the block status area comprising a lock cell indicating whether the block has a write access lock; a block status register circuit comprising a block status register, the block status register storing a block enabled status bit for the block; a circuit for sensing a write protect input from a write protect pin of the flash memory device the write protect input indicating whether the write access lock is enabled or disabled: a flash array controller circuit receiving a program or erase command over a host bus targeted for the block, the flash array controller circuit reading a lock bit from the lock cell and storing the lock bit into the block enabled status bit in the block status register for the block after receiving the program or erase command, the flash array controller signaling an error if the write protect input indicates that the write access lock is enabled and if the block enabled status bit in the block status register for the block indicates that the block has the write access lock.
Claim 18
Dependent Claim
198 words
A flash memory device, comprising: a flash cell array comprising a block, the block comprising a block data area and a block status area, the block status area comprising a lock cell indicating whether the block has a write access lock; a block status register circuit comprising a block status register, the block status register storing a block enabled status bit for the block; a circuit for sensing a write protect input from a write protect pin of the flash memory device the write protect input indicating whether the write access lock is enabled or disabled: a flash array controller circuit receiving a program or erase command over a host bus targeted for the block, the flash array controller circuit reading a lock bit from the lock cell and storing the lock bit into the block enabled status bit in the block status register for the block after receiving the program or erase command, the flash array controller signaling an error if the write protect input indicates that the write access lock is enabled and if the block enabled status bit in the block status register for the block indicates that the block has the write access lock.
Claim 19
Dependent Claim
61 words
The flash memory device of claim 15, wherein the flash memory device performs the program or erase operation on the block if the write protect input indicates that the write access lock is disabled or if the block enabled status bit in the block status register corresponding to the block indicates that the block does not have the write access lock.
Claim 20
Dependent Claim
27 words
The flash memory device of claim 15, wherein an erase operation on the block releases the write access lock on the block by erasing the lock cell.
Claim 21
Dependent Claim
37 words
The flash memory device of claim 15, wherein a power-on sequence in the flash memory device sets the block enabled status bit in the block status register to indicate that the block has the write access lock.
Claim 22
Dependent Claim
32 words
The flash memory device of claim 15, wherein the block status area further comprises a set of status cells storing a cycle count indicating a number of program operations on the block.
Claim 23
Dependent Claim
37 words
The flash memory device of claim 15, wherein the block status area further comprises a set of pulse count cells storing a pulse count indicating a number of pulses during a last erase operation on the block.
Claim 24
Dependent Claim
166 words
A computer system, comprising: main memory means storing a set of write data for a program operation; central processing means reading the write data from the main memory means and transferring a write command and the write data over a host bus; circuit for inhibiting the program operation to a block of a non-volatile memory cell array by maintaining a lock cell, the circuit for inhibiting comprising: circuit for sensing a write protect input from a write protect pin coupled to the host bus, the write protect input indicating whether the write access lock is enabled or disabled; circuit for reading a lock bit from the lock cell and storing the lock bit into a block enabled status bit in a block status register corresponding to the block if the write protect input indicates that the write access lock is enabled, and if the block enabled status bit in the block status register corresponding to the block indicates that the block has the write access lock.
Claim 25
Dependent Claim
166 words
A computer system, comprising: main memory means storing a set of write data for a program operation; central processing means reading the write data from the main memory means and transferring a write command and the write data over a host bus; circuit for inhibiting the program operation to a block of a non-volatile memory cell array by maintaining a lock cell, the circuit for inhibiting comprising: circuit for sensing a write protect input from a write protect pin coupled to the host bus, the write protect input indicating whether the write access lock is enabled or disabled; circuit for reading a lock bit from the lock cell and storing the lock bit into a block enabled status bit in a block status register corresponding to the block if the write protect input indicates that the write access lock is enabled, and if the block enabled status bit in the block status register corresponding to the block indicates that the block has the write access lock.
Claim 26
Dependent Claim
105 words
The computer system of claim 21, wherein the circuit for inhibiting the program operation to a block of a flash cell array comprises: circuit for receiving a lock command over the host bus, the lock command specifying the block of the flash cell array; circuit for disabling a block data row decoder for a block data area of the block, and enabling a block status row decoder for a block status area of the block; circuit for programming the lock cell to a first logic state, such that the first logic state of the lock cell indicates that the block has the write access lock.
Claim 27
Dependent Claim
74 words
The computer system of claim 22, wherein the circuit for disabling a block data row decoder for a block data area of the block, and enabling a block status row decoder for a block status area of the block comprises circuit for loading a control register over a central control bus, the control register generating a disable signal for the block data row decoder and an enable signal for the block status row decoder.
Claim 28
Dependent Claim
67 words
The computer system of claim 22, wherein the circuit for inhibiting the program operation to a block of a flash cell array further comprises: circuit for signaling an error if the write protect input indicates that the write access lock is enabled, and if the block enabled status bit in the block status register corresponding to the block indicates that the block has the write access lock.
Claim 29
Dependent Claim
74 words
The computer system of claim 24, wherein the circuit for inhibiting the program operation to a block of a flash cell array further comprises a circuit for performing the program operation on the block if the write protect input indicates that the write access lock is disabled or if the block enabled status bit in the block status register corresponding to the block indicates that the block does not have the write access lock.
Claim 30
Dependent Claim
26 words
The computer system of claim 22, wherein an erase operation on the block releases the write access lock on the block by erasing the lock cell.
Claim 31
Dependent Claim
31 words
The computer system of claim 22, wherein a power-on sequence sets the block enabled status bit in the block status register to indicate that the block has the write access lock.
Claim 32
Dependent Claim
246 words
A computer system, comprising: main memory means storing a set of write data for a program operation; central processing means reading the write data from the main memory means and transferring a write command and the write data over a host bus; a flash memory device inhibiting the program operation to a block of a flash cell array by maintaining a lock bit in a block status area of the block, the flash memory device comprising: a block status register circuit having a block status register, the block status register storing a block enabled status bit for the block; a circuit for sensing a write protect input; a flash array controller circuit receiving the write command over the host bus targeted for the block, the flash array controller circuit reading the lock bit and storing the lock bit into the block enabled status bit in the block status register for the block after receiving the write command or an erase command, the flash array controller circuit performing the program operation on the block if the write protect input indicates that a write access lock is disabled or if the lock bit indicates that the block does not have a write access lock the flash array controller circuit signaling an error if the write protect input indicates that the write access lock is enabled and the block enabled status bit in the block status register for the block indicates that the block bas the write access lock.
Claim 33
Dependent Claim
246 words
A computer system, comprising: main memory means storing a set of write data for a program operation; central processing means reading the write data from the main memory means and transferring a write command and the write data over a host bus; a flash memory device inhibiting the program operation to a block of a flash cell array by maintaining a lock bit in a block status area of the block, the flash memory device comprising: a block status register circuit having a block status register, the block status register storing a block enabled status bit for the block; a circuit for sensing a write protect input; a flash array controller circuit receiving the write command over the host bus targeted for the block, the flash array controller circuit reading the lock bit and storing the lock bit into the block enabled status bit in the block status register for the block after receiving the write command or an erase command, the flash array controller circuit performing the program operation on the block if the write protect input indicates that a write access lock is disabled or if the lock bit indicates that the block does not have a write access lock the flash array controller circuit signaling an error if the write protect input indicates that the write access lock is enabled and the block enabled status bit in the block status register for the block indicates that the block bas the write access lock.
Claim 34
Dependent Claim
62 words
The computer system of claim 28, wherein the flash memory device performs the program operation or an erase operation on the block if the write protect input indicates that the write access lock is disabled or if the block enabled status bit in the block status register corresponding to the block indicates that the block does not have the write access lock.
Claim 35
Dependent Claim
26 words
The computer system of claim 28, wherein the erase operation on the block releases the write access lock on the block by erasing the lock cell.
Claim 36
Dependent Claim
36 words
The computer system of claim 28, wherein a power-on sequence in the flash memory device sets the block enabled status bit in the block status register to indicate that the block has the write access lock.
Claim 37
Dependent Claim
31 words
The computer system of claim 28, wherein the block status area further comprises a set of status cells storing a cycle count indicating a number of program operations on the block.
Claim 38
Dependent Claim
36 words
The computer system of claim 28, wherein the block status area further comprises a set of pulse count cells storing a pulse count indicating a number of pulses during a last erase operation on the block.
Claim 39
Independent Claim
121 words
A method for detecting whether a block in a memory array is write protected, the method comprising the steps of: testing a flag to determine if the flag indicates that the block is write protected, the flag indicating that the block is write protected if a block enabled bit in a block Status register indicates the block is write protected and a write protect input is enabled; if the flag indicates that the block is write protected, then reading a block status from the memory array; updating the block enabled bit in the block status register from the block status; testing the flag to determine if the block is write protected; and signaling an error if the block is write protected.
Claim 40
Independent Claim
121 words
A method for detecting whether a block in a memory array is write protected, the method comprising the steps of: testing a flag to determine if the flag indicates that the block is write protected, the flag indicating that the block is write protected if a block enabled bit in a block Status register indicates the block is write protected and a write protect input is enabled; if the flag indicates that the block is write protected, then reading a block status from the memory array; updating the block enabled bit in the block status register from the block status; testing the flag to determine if the block is write protected; and signaling an error if the block is write protected.
Claim 41
Dependent Claim
25 words
The method of claim 34 wherein the memory array is a non-volatile memory array and the block enabled bit is stored in a volatile memory.
References Cited (Backward Citations)
US4561051A
Cited
US4783745A
Cited
JPS62283496A
Cited
US5053990A
Cited
US5222046A
Cited
US5175837A
Cited
US5065364A
Cited
US5159672A
Cited
US5177745A
Cited
US5233559A
Cited
US5249158A
Cited
US5265059A
Cited
US5245572A
Cited
US5224070A
Cited
US5388083A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-01-07 | 2000-07-08 | 2001-01-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-01-07 | 2004-07-08 | 2005-01-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-01-07 | 2008-07-08 | 2009-01-07 | $7700.00 | Window Closed / Lapsed |