Patent US5587341A successfully refreshed from Google Patents.
US5587341A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Process for manufacturing a stacked integrated circuit package
Assignee: Hitachi Ltd
•
Filing: 1994-10-18
•
Granted: 1996-12-24
•
Expires: 2014-10-18
Abstract
Abstract In the present invention, memory chips are stuck together in stacked fashion by TAB (tape automated bonding), and a multiple memory chip and lead complex like an SOP (small out-line package) is formed of the chips and leads, whereby a memory module of high packaging density can be realized by a flat packaging technique.
Inventors
- 👤 Watanabe Masayuki
- 👤 Sugano Toshio
- 👤 Tsukui Seiichiro
- 👤 Ono Takashi
- 👤 Wakashima Yoshiaki
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 15:01
CPC Classifications
G; G11; G11C; G11C5/00; G11C5/02; G11C5/04; G11C5/06; G11C8/00; G11C8/12; H; H05; H05K; H05K1/00; H05K1/02; H05K1/14; H05K1/141; H10; H10W; H10W70/00; H10W70/40; H10W70/453; H10W72/00; H10W72/701; H10W90/00; H05K2201/00; H05K2201/10; H05K2201/10431; H05K2201/10507; H05K2201/10515; H05K2201/10613; H05K2201/10621; H05K2201/10681; H05K2203/00; H05K2203/15; H05K2203/1572; H05K3/00; H05K3/30; H05K3/32; H05K3/34; H05K3/3447; H05K3/36; H05K3/368; H10W70/60; H10W72/01; H10W72/012; H10W72/01251; H10W72/01255; H10W72/071; H10W72/072; H10W72/07251; H10W72/077; H10W72/20; H10W72/251; H10W72/29; H10W72/60; H10W72/834; H10W72/90; H10W72/921; H10W72/923; H10W72/931; H10W72/934; H10W72/951; H10W72/952; H10W74/00; H10W90/20; H10W90/22; H10W90/291; H10W90/701; H10W90/721; H10W90/722; H10W90/724; H10W90/726
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
282 words
A method of fabricating a semiconductor memory module comprising the steps of: providing first and second semiconductor memory chips having respective first and second sets of terminals, each set of terminals including at least one chip-select terminal and a plurality of non-chip-select terminals; providing first and second plastic film tapes having respective first and second device holes sized to accommodate respective said first and second memory chips; forming a first set of leads on said first film tape, said first set of leads protruding into said first device hole and comprising a first plurality of non-chip-select leads having a first pattern and a first chip-select lead having a first arrangement; forming a second set of leads on said second film tape, said second set of leads protruding into said second device hole and comprising a second plurality of non-chip-select leads having a second pattern substantially identical to said first pattern and a second chip-select lead having a second arrangement different from said first arrangement; bonding said first and second sets of leads to respective said first and second sets of terminals; stacking said first chip bonded to said first set of leads on top of said second chip bonded to said second set of leads with said first pattern superimposed on said second pattern and said first arrangement not superimposed on said second arrangement; bonding each lead in said first plurality of non-chip-select leads to a corresponding lead in said second plurality of leads, said corresponding lead being the lead on which said each lead is superimposed. providing a base plate having a first and a second face; and mounting said stacked first and second chips onto said base plate's first face.
Claim 2
Independent Claim
282 words
A method of fabricating a semiconductor memory module comprising the steps of: providing first and second semiconductor memory chips having respective first and second sets of terminals, each set of terminals including at least one chip-select terminal and a plurality of non-chip-select terminals; providing first and second plastic film tapes having respective first and second device holes sized to accommodate respective said first and second memory chips; forming a first set of leads on said first film tape, said first set of leads protruding into said first device hole and comprising a first plurality of non-chip-select leads having a first pattern and a first chip-select lead having a first arrangement; forming a second set of leads on said second film tape, said second set of leads protruding into said second device hole and comprising a second plurality of non-chip-select leads having a second pattern substantially identical to said first pattern and a second chip-select lead having a second arrangement different from said first arrangement; bonding said first and second sets of leads to respective said first and second sets of terminals; stacking said first chip bonded to said first set of leads on top of said second chip bonded to said second set of leads with said first pattern superimposed on said second pattern and said first arrangement not superimposed on said second arrangement; bonding each lead in said first plurality of non-chip-select leads to a corresponding lead in said second plurality of leads, said corresponding lead being the lead on which said each lead is superimposed. providing a base plate having a first and a second face; and mounting said stacked first and second chips onto said base plate's first face.
Claim 3
Dependent Claim
15 words
The method of claim 1 wherein said film tape is a polyimide resin film tape.
Claim 4
Dependent Claim
23 words
The method of claim 2 comprising the additional step of forming bump electrodes on said terminals before bonding said leads to said terminals.
Claim 5
Dependent Claim
25 words
The method of claim 2 wherein thermocompression bonding is used to bond said first plurality of non-chip-select leads to said second plurality of non-chip-select leads.
Claim 6
Dependent Claim
39 words
The method of claim 1 comprising the additional step of mounting a stacked third and fourth chip onto said base plate's second face, said stacked third and fourth chips being substantially identical to said stacked first and second chips.
Claim 7
Independent Claim
197 words
A method of fabricating a semiconductor memory module comprising the steps of: providing a base plate having a first and a second face; providing at least four semiconductor memory chips, each chip having at least one chip-select terminal and a plurality of corresponding non-chip-select terminals; connecting a chip-select lead to said at least one chip-select terminal and corresponding leads to said plurality of corresponding terminals; stacking a first chip on top of a second chip, said first and second chips oriented such that corresponding terminals on said first chips are aligned with corresponding terminals on said second chip; stacking a third chip on top of a fourth chip, said third and fourth chips oriented such that corresponding terminals on said third chips are aligned with corresponding terminals on said fourth chip; superimposing and connecting only said corresponding leads on said first chip with corresponding leads on said second chip; superimposing and connecting only said corresponding leads on said third chip with corresponding leads on said fourth chip; mounting said stacked first and second chips onto the face of said base plate; and mounting said stacked third and fourth chips onto the second face of said base plate.
Claim 8
Independent Claim
197 words
A method of fabricating a semiconductor memory module comprising the steps of: providing a base plate having a first and a second face; providing at least four semiconductor memory chips, each chip having at least one chip-select terminal and a plurality of corresponding non-chip-select terminals; connecting a chip-select lead to said at least one chip-select terminal and corresponding leads to said plurality of corresponding terminals; stacking a first chip on top of a second chip, said first and second chips oriented such that corresponding terminals on said first chips are aligned with corresponding terminals on said second chip; stacking a third chip on top of a fourth chip, said third and fourth chips oriented such that corresponding terminals on said third chips are aligned with corresponding terminals on said fourth chip; superimposing and connecting only said corresponding leads on said first chip with corresponding leads on said second chip; superimposing and connecting only said corresponding leads on said third chip with corresponding leads on said fourth chip; mounting said stacked first and second chips onto the face of said base plate; and mounting said stacked third and fourth chips onto the second face of said base plate.
Claim 9
Dependent Claim
41 words
The method of claim 6 wherein a tape automated bonding process is used to connect the leads to the chip terminals on each chip, said tape automated bonding process including the step of forming said leads on a plastic film tape.
Claim 10
Dependent Claim
30 words
The method of claim 7 comprising the additional step of forming bump electrodes on the terminals of each chip prior to tape automated bonding said leads to said chip terminals.
Claim 11
Dependent Claim
37 words
The method of claim 8 wherein thermocompression bonding is used to connect said first chip's corresponding leads to said second chip's corresponding leads and to connect said third chip's corresponding leads to said fourth chip's corresponding leads.
Claim 12
Dependent Claim
51 words
The method of claim 6 wherein the first chip's chip-select terminal is not aligned with the second chip's chip-select terminal when said first and second chips are stacked and the third chip's chip-select terminal is not aligned with the fourth chip's chip-select terminal when said third and fourth chips are stacked.
Claim 13
Independent Claim
385 words
A method of fabricating a semiconductor memory module comprising the steps of: preparing a first semiconductor device and a second semiconductor device, said first device having a first rectangular shaped semiconductor chip, first leads and a second lead, said first chip including first external terminals and a second external terminal formed on a main surface thereof, one end of said first leads and said second lead being electrically connected with said first external terminals and said second external terminals respectively, said second device having a second rectangular shaped semiconductor chip, third leads and a fourth lead, said second rectangular shaped semiconductor chip including third external terminals and a fourth external terminal formed on a main surface thereof, one ends of said third leads and said fourth lead being electrically connected with said third external terminals and said fourth external terminal respectively, said first and second chips being substantially identical, said first and third external terminals being arranged at the same positions on said main surface, said second and fourth external terminals being arranged at the same positions on said main surface, said first and second leads extending in a downward direction in a substantially straight line from said first chip and said third and fourth leads extending in a downward direction in a substantially straight line from said second chip; stacking said second device over said first device such that the other ends of said third leads of said second device are directly connected with said first leads, and said second lead of said first device and said fourth lead of said second device are electrically independent from each other; preparing a printed circuit board having a main surface and a rear surface with first electrodes, a second electrode and a third electrode formed on said main surface, said second and third electrodes being electrically independent from each other; and mounting said first and second devices on said primed circuit board such that the other ends of said first leads of said first device are electrically connected with said first electrodes of said printed circuit board, and the other end of said second lead of said first device and the other end of said fourth lead of said second device are directly connected with respective said second and third electrodes of said printed circuit board.
Claim 14
Independent Claim
385 words
A method of fabricating a semiconductor memory module comprising the steps of: preparing a first semiconductor device and a second semiconductor device, said first device having a first rectangular shaped semiconductor chip, first leads and a second lead, said first chip including first external terminals and a second external terminal formed on a main surface thereof, one end of said first leads and said second lead being electrically connected with said first external terminals and said second external terminals respectively, said second device having a second rectangular shaped semiconductor chip, third leads and a fourth lead, said second rectangular shaped semiconductor chip including third external terminals and a fourth external terminal formed on a main surface thereof, one ends of said third leads and said fourth lead being electrically connected with said third external terminals and said fourth external terminal respectively, said first and second chips being substantially identical, said first and third external terminals being arranged at the same positions on said main surface, said second and fourth external terminals being arranged at the same positions on said main surface, said first and second leads extending in a downward direction in a substantially straight line from said first chip and said third and fourth leads extending in a downward direction in a substantially straight line from said second chip; stacking said second device over said first device such that the other ends of said third leads of said second device are directly connected with said first leads, and said second lead of said first device and said fourth lead of said second device are electrically independent from each other; preparing a printed circuit board having a main surface and a rear surface with first electrodes, a second electrode and a third electrode formed on said main surface, said second and third electrodes being electrically independent from each other; and mounting said first and second devices on said primed circuit board such that the other ends of said first leads of said first device are electrically connected with said first electrodes of said printed circuit board, and the other end of said second lead of said first device and the other end of said fourth lead of said second device are directly connected with respective said second and third electrodes of said printed circuit board.
Claim 15
Dependent Claim
45 words
A method of fabricating a semiconductor memory module according to claim 11, wherein each of said second lead and said fourth lead is a chip-selecting signal lead, and wherein said second lead and said fourth lead are arranged in different positions in the plane view.
Claim 16
Dependent Claim
22 words
A method of fabricating a semiconductor memory module according to claim 12, wherein said first and third leads are common signal leads.
Claim 17
Dependent Claim
39 words
A method of fabricating a semiconductor memory module according to claim 11, wherein said first to fourth leads are electrically connected with said first to fourth external terminals by bump electrodes formed on said first to fourth external terminals.
Claim 18
Dependent Claim
44 words
A method of fabricating a semiconductor memory module according to claim 11, wherein said first and second external terminals are arranged along facing sides of said first chip, and wherein said third and fourth external terminals are arranged along facing sides of said chip.
Claim 19
Dependent Claim
26 words
A method of fabricating a semiconductor memory module according to claim 11, wherein said leads are connected to said terminals by a tape automated bonding process.
Claim 20
Dependent Claim
359 words
A method of fabricating a semiconductor memory module according to claim 11, further comprising the steps of: preparing a third semiconductor device and a fourth semiconductor device, said third semiconductor device having a third rectangular shaped semiconductor chip, fifth leads and a sixth lead, said third chip including fifth external terminals and a sixth external terminal formed on a main surface thereof, one ends of said fifth leads and said sixth lead being electrically connected with said fifth external terminals and said sixth external terminals respectively, said fourth semiconductor device having a fourth rectangular shaped semiconductor chip, seventh leads and an eighth lead, said fourth chip including seventh external terminals and an eighth external terminal formed on a main surface thereof, one end of said seventh leads and said eighth lead being electrically connected with said seventh external terminals and said eight external terminals respectively, said third and fourth chips being substantially identical, said fifth and seventh external terminals being arranged at the same positions on said main surface, said sixth and eighth external terminals being arranged at the same positions on said main surface, said fifth and sixth leads extending in a downward direction in a substantially straight line from said third chip and said seventh and eighth leads extending in a downward direction in a substantially straight line from said fourth chip; stacking said fourth device over said third device such that the other ends of said seventh leads of said fourth device are directly connected with said fifth leads, and said sixth lead of said third device and said eighth lead of said fourth device are electrically independent from each other; and mounting said third and fourth devices on said printed circuit board such that the other ends of said fifth leads of said third device are electrically connected with fourth electrodes formed on the rear surface of said printed circuit board, and the other end of said sixth lead of said third device and the other end of said eighth lead of said fourth device are directly connected with respective fifth and sixth electrodes also formed on the rear surface of said printed circuit board.
References Cited (Backward Citations)
US3370203A
Cited
US3577037A
Cited
US3689684A
Cited
JPS5423484A
Cited
US4271426A
Cited
JPS56137665A
Cited
US4398235A
Cited
JPS59117147A
Cited
JPS59136963A
Cited
JPS59222947A
Cited
JPS59225553A
Cited
JPS62119952A
Cited
US4696525A
Cited
US4763188A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-12-24 | 2000-06-24 | 2000-12-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-12-24 | 2004-06-24 | 2004-12-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-12-24 | 2008-06-24 | 2008-12-24 | $7700.00 | Window Closed / Lapsed |