US5583457A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor integrated circuit device having power reduction mechanism
Assignee: Renesas Electronics Corp
•
Filing: 1994-02-08
•
Granted: 1996-12-10
•
Expires: 2014-02-08
Abstract
Abstract A semiconductor integrated circuit device is composed of logic gates each provided with at least two MOS transistors. The logic gates are connected to a first potential point and a second potential point. The semiconductor integrated circuit device includes a current control device connected between the logic gate and the first potential point and/or between the logic gate and the second potential point for controlling a value of a current flowing in the logic gate depending on an operating state of the logic gate. The circuit can be used in devices that cycle in operation between high and low power consumption modes, such as microprocessors that have both an operation mode and a low power back-up or sleep mode used for power reduction.
Inventors
- 👤 Masashi Horiguchi
- 👤 Kunio Uchiyama
- 👤 Kiyoo Itoh
- 👤 Takeshi Sakata
- 👤 Masakazu Aoki
- 👤 Takayuki Kawahara
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 22:10
CPC Classifications
H; H10; H10D; H10D89/00; H10D89/10; G; G06; G06F; G06F1/00; G06F1/26; G06F1/32; G06F1/3203; G11; G11C; G11C5/00; G11C5/14; H03; H03K; H03K19/00; H03K19/0008; H03K19/0013; H03K19/0016; H03K19/01; H03K19/017; H03K19/01707; H03K19/01721; H03K3/00; H03K3/02; H03K3/353; H03K3/356; H03K3/356104; H03K3/356113; H10D89/211; H10D89/213
Claims Analysis
Total Claims: 83
Claim 1
Independent Claim
326 words
A semiconductor integrated circuit device, comprising: a logic gate having a series connection of at least a source/drain path of a first MOS transistor and a source/drain path of a second MOS transistor between a first node and a second node and further connected to provide an output signal from a common terminal of the connection; control means connected to receive a control signal, said control means being provided at least either between said first node and a first potential point or between said second node and a second potential point, wherein said control means permits a comparatively large current to flow in said logic gate in response to said control signal being in a first state; said control means limits the current slowing in said logic gate to a current smaller than said comparatively large current in response to said control signal being set to a second state different from said first state wherein the source/drain path Of said first MOS transistor is between said first node and the common terminal of the connection and the source/drain path of said second MOS transistor is between said second node and the common terminal of the connection; said control means is formed of a first current supply means for supplying said comparatively large current and a second current supply means for supplying said small current connected in parallel with each other; said first current supply means is composed of at least a third MOS transistor whose source/drain is connected either between said first node and said first potential point or between said second node and said second potential point; and wherein a threshold voltage of said third MOS transistor is greater than the threshold voltage of said first or second MOS transistor when said third transistor is n-type, and wherein a threshold voltage of said third MOS transistor is less than the threshold voltage of said first or second MOS transistor when said third transistor is p-type.
Claim 2
Dependent Claim
326 words
A semiconductor integrated circuit device, comprising: a logic gate having a series connection of at least a source/drain path of a first MOS transistor and a source/drain path of a second MOS transistor between a first node and a second node and further connected to provide an output signal from a common terminal of the connection; control means connected to receive a control signal, said control means being provided at least either between said first node and a first potential point or between said second node and a second potential point, wherein said control means permits a comparatively large current to flow in said logic gate in response to said control signal being in a first state; said control means limits the current slowing in said logic gate to a current smaller than said comparatively large current in response to said control signal being set to a second state different from said first state wherein the source/drain path Of said first MOS transistor is between said first node and the common terminal of the connection and the source/drain path of said second MOS transistor is between said second node and the common terminal of the connection; said control means is formed of a first current supply means for supplying said comparatively large current and a second current supply means for supplying said small current connected in parallel with each other; said first current supply means is composed of at least a third MOS transistor whose source/drain is connected either between said first node and said first potential point or between said second node and said second potential point; and wherein a threshold voltage of said third MOS transistor is greater than the threshold voltage of said first or second MOS transistor when said third transistor is n-type, and wherein a threshold voltage of said third MOS transistor is less than the threshold voltage of said first or second MOS transistor when said third transistor is p-type.
Claim 3
Dependent Claim
36 words
A semiconductor integrated circuit device according to claim 1, wherein said logic gate is a CMOS logic gate such that said first MOS transistor and said second MOS transistor have different channel type from each other.
Claim 4
Dependent Claim
33 words
A semiconductor integrated circuit device according to claim 2, wherein said MOS transistors each have a back gate and at least one of said back gates is connected to a fixed potential point.
Claim 5
Dependent Claim
22 words
A semiconductor integrated circuit device according to claim 1, wherein said second current supply means is composed of a current mirror circuit.
Claim 6
Dependent Claim
24 words
A semiconductor integrated circuit device according to claim 1, wherein said control means is provided in common to a plurality of said logic gates.
Claim 7
Dependent Claim
50 words
A semiconductor integrated circuit device according to claim 1, including a plurality of said logic gates, wherein an output of a logic gate at a preceding stage is connected to an input of a logic gate at a latter stage in consecutive order, thereby to form a logic gate chain.
Claim 8
Dependent Claim
28 words
A semiconductor integrated circuit device according to claim 1, wherein the potential difference between said first potential point and said second potential point is 1.5 V or below.
Claim 9
Dependent Claim
32 words
A semiconductor integrated circuit device according to claim 1, wherein the absolute value of the threshold voltage of said first MOS transistor or said second MOS transistor is 0.35 V or below.
Claim 10
Dependent Claim
27 words
A semiconductor integrated circuit device according to claim 1, wherein the absolute value of the threshold voltage of said third MOS transistor is 0.4 V or higher.
Claim 11
Dependent Claim
28 words
A semiconductor integrated circuit device according to claim 1, wherein the channel length of said first MOS transistor or said second MOS transistor is 0.25 μm or less.
Claim 12
Dependent Claim
66 words
An electronic apparatus having a semiconductor integrated circuit device according to claim 1, comprising a plurality of units including a central processing unit, wherein at least one of said units has at least two operating states and wherein said one unit includes said integrated circuit device as part of means for controlling said two operating states in accordance with data sent from said central processing unit.
Claim 13
Dependent Claim
34 words
An electronic apparatus having an integrated circuit device according to claim 11, wherein said one unit includes means for interrupting a clock signal sent to said one unit in one of said operating states.
Claim 14
Dependent Claim
50 words
An electronic apparatus including a semiconductor integrated circuit device according to claim 11, wherein said one unit includes means for suppressing an internal current dissipation for said one unit in one of said operating states to a value lower in level than that of the other of said operating states.
Claim 15
Dependent Claim
300 words
A semiconductor integrated circuit device, comprising: a logic gate having a series connection of at least a source/drain path of a first MOS transistor and a source/drain path of a second MOS transistor between a first node and a second node and further connected to provide an output signal from a common terminal of the connection; control means connected to receive a control signal, said control means being provided at least either between said first node and a first potential point or between said second node and a second potential point, wherein said control means permits a comparatively large current to flow in said logic gate in response to said control signal being in a first state; said control means limits the current flowing in said logic gate to a current smaller than said comparatively large current in response to said control signal being set to a second state different from said first state wherein the source/drain path of said first MOS transistor is between said first node and the common terminal of the connection and the source/drain path of said second MOS transistor is between said second node and the common terminal of the connection; and a plurality of said logic gates, wherein an output of one said logic gate at a preceding stage is connected to an input of another said logic gate at a latter stage in consecutive order, thereby to form a logic gate chain further a plurality of said control means, said plurality of control means being structured so that a voltage swing of an output of a logic gate at a latter stage becomes smaller successively than the voltage swing of the output of logic gate at a preceding stage in said logic gate chain when said control signal is in said second state.
Claim 16
Dependent Claim
300 words
A semiconductor integrated circuit device, comprising: a logic gate having a series connection of at least a source/drain path of a first MOS transistor and a source/drain path of a second MOS transistor between a first node and a second node and further connected to provide an output signal from a common terminal of the connection; control means connected to receive a control signal, said control means being provided at least either between said first node and a first potential point or between said second node and a second potential point, wherein said control means permits a comparatively large current to flow in said logic gate in response to said control signal being in a first state; said control means limits the current flowing in said logic gate to a current smaller than said comparatively large current in response to said control signal being set to a second state different from said first state wherein the source/drain path of said first MOS transistor is between said first node and the common terminal of the connection and the source/drain path of said second MOS transistor is between said second node and the common terminal of the connection; and a plurality of said logic gates, wherein an output of one said logic gate at a preceding stage is connected to an input of another said logic gate at a latter stage in consecutive order, thereby to form a logic gate chain further a plurality of said control means, said plurality of control means being structured so that a voltage swing of an output of a logic gate at a latter stage becomes smaller successively than the voltage swing of the output of logic gate at a preceding stage in said logic gate chain when said control signal is in said second state.
Claim 17
Dependent Claim
40 words
A semiconductor integrated circuit device according to claim 14, wherein an input of a level conversion circuit for recovering a voltage swing is connected to an output of a logic gate at the last stage of said logic gate chain.
Claim 18
Dependent Claim
32 words
A semiconductor integrated circuit device according to claim 15, wherein the input of said level conversion circuit is bypassed to the output in case said control signal is in said first state.
Claim 19
Dependent Claim
107 words
A semiconductor integrated circuit device comprising: at least one logic circuit; means for cutting off an operating current of said logic circuit; means for holding the logic state of said logic circuit, whose input and output are connected to the output of said logic gate, wherein: the output of said logic circuit is held by said means for holding the output at least while the leakage current of said logic circuit is cut off by said means for cutting off the operating current; and wherein said holding means has a MOS transistor whose channel width is smaller than that of a MOS transistor of said logic circuit.
Claim 20
Dependent Claim
107 words
A semiconductor integrated circuit device comprising: at least one logic circuit; means for cutting off an operating current of said logic circuit; means for holding the logic state of said logic circuit, whose input and output are connected to the output of said logic gate, wherein: the output of said logic circuit is held by said means for holding the output at least while the leakage current of said logic circuit is cut off by said means for cutting off the operating current; and wherein said holding means has a MOS transistor whose channel width is smaller than that of a MOS transistor of said logic circuit.
Claim 21
Dependent Claim
19 words
A semiconductor integrated circuit device according to claim 17, wherein said logic circuit includes at least one MOS transistor.
Claim 22
Dependent Claim
38 words
A semiconductor integrated circuit device according to claim 18, wherein said logic circuit is formed of a combination of at least one or more of an NMOS transistor and at least one or more of a PMOS transistor.
Claim 23
Dependent Claim
22 words
A semiconductor integrated circuit device according to claim 17, wherein the operating voltage of said logic circuit is 1.5 V or lower.
Claim 24
Dependent Claim
26 words
A semiconductor integrated circuit device according to claim 18, wherein the absolute value of the threshold voltage of said MOS transistor is 0.35 V or below.
Claim 25
Dependent Claim
22 words
A semiconductor integrated circuit device according to claim 18, wherein the channel length of said MOS transistor is 0.25 μ or less.
Claim 26
Dependent Claim
43 words
A semiconductor integrated circuit device according to claim 17, wherein said means for cutting off the leakage current includes switches provided between a high level power supply and said logic circuit and between a low level power supply and said logic circuit, respectively.
Claim 27
Dependent Claim
86 words
A semiconductor integrated circuit device according to claim 17, wherein: said logic circuit is divided into two circuit parts, one part being a circuit on the high level power supply side and the other part being a circuit on the low level power supply side, from the output terminal; and said means for cutting off the penetrating current are switches provided between the output terminal and the circuit on the high level side and between the output terminal and the circuit on the low level side.
Claim 28
Dependent Claim
36 words
A semiconductor integrated circuit device according to claim 17, wherein said means for cutting off the leakage current is composed of an NMOS transistor and a PMOS transistor applied with control pulses complementary to each other.
Claim 29
Dependent Claim
41 words
A semiconductor integrated circuit device according to claim 25, wherein the absolute values of the threshold voltages of an NMOS transistor and a PMOS transistor operating as said means for cutting off the operating current are at 0.4 V or more.
Claim 30
Dependent Claim
31 words
A semiconductor integrated circuit device according to claim 17, wherein said output holding means is composed of a combination of at least one NMOS transistor and at least one PMOS transistor.
Claim 31
Dependent Claim
36 words
A semiconductor integrated circuit device according to claim 27, wherein the absolute values of the threshold voltages of an NMOS transistor and a PMOS transistor forming said output holding means for at 0.4 V or more.
Claim 32
Dependent Claim
19 words
A semiconductor integrated circuit device according to claim 17, wherein said output holding means includes a positive feedback circuit.
Claim 33
Dependent Claim
40 words
A semiconductor integrated circuit device according to claim 29, at the positive feedback loop of wherein said positive feedback circuit is cut off during a period of time when the operating current of said logic circuit is not cut off.
Claim 34
Dependent Claim
19 words
A semiconductor integrated circuit device according to claim 17, wherein said logic circuit includes a plurality of logic gates.
Claim 35
Dependent Claim
66 words
An electronic apparatus having a semiconductor integrated circuit device according to claim 17, comprising a plurality of units including a central processing unit, wherein at least one of said units has at least two operating states and wherein said one unit includes said integrated circuit device as part of means for controlling said two operating states in accordance with data sent from said central processing unit.
Claim 36
Independent Claim
367 words
A device for controlling operation of an electronic apparatus between at least two operating states, said electronic apparatus having a central processing unit and a plurality of other units, with a semiconductor integrated device in accordance with data sent from said central processing unit, comprising: a logic gate having a series connection of at least a source/drain path of a first MOS transistor and a source/drain pat of a second MOS transistor between a first node and a second node and further connected to provide an output signal from a common terminal of the connection; control means connected to receive a control signal, said control means being provided at least either between said first node and a first potential point or between said second node and a second potential point, wherein; said control means permits a comparatively large current to flow in said logic gate in response to said control signal being in a first state; and said control means limits the current flowing in said logic gate to a current smaller than said comparatively large current in response to said control signal being set to a second state different from said first state wherein the source/drain path of said first MOS transistor is between said first node and the common terminal of the connection and the source/drain path of said second MOS transistor is between said second node and the common terminal of the connection; wherein said control means is formed of a first current supply means for supplying said comparatively large current and a second current supply means for supplying said small current connected in parallel with each other; said first current supply means is composed of at least a third MOS transistor whose source/drain is connected either between said first node and said first potential point or between said second node and said second potential point; and wherein a threshold voltage of said third MOS transistor is greater than the threshold voltage of said first or second MOS transistor when said third transistor is n-type, and wherein a threshold voltage of said third MOS transistor is less than the threshold voltage of said first or second MOS transistor when said third transistor is p-type.
Claim 37
Independent Claim
367 words
A device for controlling operation of an electronic apparatus between at least two operating states, said electronic apparatus having a central processing unit and a plurality of other units, with a semiconductor integrated device in accordance with data sent from said central processing unit, comprising: a logic gate having a series connection of at least a source/drain path of a first MOS transistor and a source/drain pat of a second MOS transistor between a first node and a second node and further connected to provide an output signal from a common terminal of the connection; control means connected to receive a control signal, said control means being provided at least either between said first node and a first potential point or between said second node and a second potential point, wherein; said control means permits a comparatively large current to flow in said logic gate in response to said control signal being in a first state; and said control means limits the current flowing in said logic gate to a current smaller than said comparatively large current in response to said control signal being set to a second state different from said first state wherein the source/drain path of said first MOS transistor is between said first node and the common terminal of the connection and the source/drain path of said second MOS transistor is between said second node and the common terminal of the connection; wherein said control means is formed of a first current supply means for supplying said comparatively large current and a second current supply means for supplying said small current connected in parallel with each other; said first current supply means is composed of at least a third MOS transistor whose source/drain is connected either between said first node and said first potential point or between said second node and said second potential point; and wherein a threshold voltage of said third MOS transistor is greater than the threshold voltage of said first or second MOS transistor when said third transistor is n-type, and wherein a threshold voltage of said third MOS transistor is less than the threshold voltage of said first or second MOS transistor when said third transistor is p-type.
Claim 38
Dependent Claim
110 words
A semiconductor integrated circuit device comprising: at least one logic circuit; means for cutting off an operating current of said logic circuit; means for holding the logic state of said logic circuit, whose input and output are connected to the output of said logic gate, wherein: the output of said logic circuit is held by said means for holding the output at least while the leakage current of said logic circuit is cut off by said means for cutting off the operating current; and wherein said holding means has a MOS transistor whose threshold voltage is larger in absolute value than that of a MOS transistor of said logic circuit.
Claim 39
Dependent Claim
110 words
A semiconductor integrated circuit device comprising: at least one logic circuit; means for cutting off an operating current of said logic circuit; means for holding the logic state of said logic circuit, whose input and output are connected to the output of said logic gate, wherein: the output of said logic circuit is held by said means for holding the output at least while the leakage current of said logic circuit is cut off by said means for cutting off the operating current; and wherein said holding means has a MOS transistor whose threshold voltage is larger in absolute value than that of a MOS transistor of said logic circuit.
Claim 40
Dependent Claim
19 words
A semiconductor integrated circuit device according to claim 34, wherein said logic circuit includes at least one MOS transistor.
Claim 41
Dependent Claim
38 words
A semiconductor integrated circuit device according to claim 35, wherein said logic circuit is formed of a combination of at least one or more of an NMOS transistor and at least one or more of a PMOS transistor.
Claim 42
Dependent Claim
22 words
A semiconductor integrated circuit device according to claim 34, wherein the operating voltage of said logic circuit is 1.5 V or lower.
Claim 43
Dependent Claim
26 words
A semiconductor integrated circuit device according to claim 35, wherein the absolute value of the threshold voltage of said MOS transistor is 0.35 V or below.
Claim 44
Dependent Claim
22 words
A semiconductor integrated circuit device according to claim 35, wherein the channel length of said MOS transistor is 0.25 μm or less.
Claim 45
Dependent Claim
43 words
A semiconductor integrated circuit device according to claim 34, wherein said means for cutting off the leakage current includes switches provided between a high level power supply and said logic circuit and between a low level power supply and said logic circuit, respectively.
Claim 46
Dependent Claim
86 words
A semiconductor integrated circuit device according to claim 34, wherein: said logic circuit is divided into two circuit parts, one part being a circuit on the high level power supply side and the other part being a circuit on the low level power supply side, from the output terminal; and said means for cutting off the penetrating current are switches provided between the output terminal and the circuit on the high level side and between the output terminal and the circuit on the low level side.
Claim 47
Dependent Claim
36 words
A semiconductor integrated circuit device according to claim 34, wherein said means for cutting off the leakage current is composed of an NMOS transistor and a PMOS transistor applied with control pulses complementary to each other.
Claim 48
Dependent Claim
41 words
A semiconductor integrated circuit device according to claim 42, wherein the absolute values of the threshold voltages of an NMOS transistor and a PMOS transistor operating as said means for cutting off the operating current are at 0.4 V or more.
Claim 49
Dependent Claim
31 words
A semiconductor integrated circuit device according to claim 34, wherein said output holding means is composed of a combination of at least one NMOS transistor and at least one PMOS transistor.
Claim 50
Dependent Claim
36 words
A semiconductor integrated circuit device according to claim 44, wherein the absolute values of the threshold voltages of an NMOS transistor and a PMOS transistor forming said output holding means for at 0.4 V or more.
Claim 51
Dependent Claim
19 words
A semiconductor integrated circuit device according to claim 34, wherein said output holding means includes a positive feedback circuit.
Claim 52
Dependent Claim
40 words
A semiconductor integrated circuit device according to claim 46, at the positive feedback loop of wherein said positive feedback circuit is cut off during a period of time when the operating current of said logic circuit is not cut off.
Claim 53
Dependent Claim
19 words
A semiconductor integrated circuit device according to claim 34, wherein said logic circuit includes a plurality of logic gates.
Claim 54
Dependent Claim
66 words
An electronic apparatus having a semiconductor integrated circuit device according to claim 34, comprising a plurality of units including a central processing unit, wherein at least one of said units has at least two operating states and wherein said one unit includes said integrated circuit device as part of means for controlling said two operating states in accordance with data sent from said central processing unit.
Claim 55
Dependent Claim
268 words
A semiconductor integrated circuit device, comprising: a first potential point for supplying a first potential; a second potential point for supplying a second potential; a logic gate provided with at least a first MOS transistor and a second MOS transistor connected in series with each other between a first node and a second node, supplied with a potential from said first potential point and said second potential point through said first node and said second node, and outputting a logic output signal from a common terminal of said first MOS transistor and said second MOS transistor; control means connected between said first potential point and said first node and/or between said second potential point and said second node for controlling a current flowing between said first node and said second node between a first current value which makes logic switching operation of said logic gate possible and a second current value smaller than the first current value required for logic standby operation of said logic gate depending on the necessity of logic switching operation; wherein said first MOS transistor and said second MOS transistor have different channel type from each other, and said logic gate is a CMOS logic gate; voltage holding means whose input and output are connected to an output of said logic gate for holding a voltage of a logic output signal of said logic gate when said current flowing between said first node and said second node shows said second current value; wherein said holding means has a MOS transistor whose channel width is smaller than that of said first or second MOS transistor.
Claim 56
Dependent Claim
268 words
A semiconductor integrated circuit device, comprising: a first potential point for supplying a first potential; a second potential point for supplying a second potential; a logic gate provided with at least a first MOS transistor and a second MOS transistor connected in series with each other between a first node and a second node, supplied with a potential from said first potential point and said second potential point through said first node and said second node, and outputting a logic output signal from a common terminal of said first MOS transistor and said second MOS transistor; control means connected between said first potential point and said first node and/or between said second potential point and said second node for controlling a current flowing between said first node and said second node between a first current value which makes logic switching operation of said logic gate possible and a second current value smaller than the first current value required for logic standby operation of said logic gate depending on the necessity of logic switching operation; wherein said first MOS transistor and said second MOS transistor have different channel type from each other, and said logic gate is a CMOS logic gate; voltage holding means whose input and output are connected to an output of said logic gate for holding a voltage of a logic output signal of said logic gate when said current flowing between said first node and said second node shows said second current value; wherein said holding means has a MOS transistor whose channel width is smaller than that of said first or second MOS transistor.
Claim 57
Dependent Claim
271 words
A semiconductor integrated circuit device, comprising: a first potential point for supplying a first potential; a second potential point for supplying a second potential; a logic gate provided with at least a first MOS transistor and a second MOS transistor connected in series with each other between a first node and a second node, supplied with a potential from said first potential point and said second potential point through said first node and said second node, and outputting a logic output signal from a common terminal of said first MOS transistor and said second MOS transistor; control means connected between said first potential point and said first node and/or between said second potential point and said second node for controlling a current flowing between said first node and said second node between a first current value which makes logic switching operation of said logic gate possible and a second current value smaller than the first current value required for logic standby operation of said logic gate depending on the necessity of logic switching operation; wherein said first MOS transistor and said second MOS transistor have different channel type from each other, and said logic gate is a CMOS logic gate; voltage holding means whose input and output are connected to an output of said logic gate for holding a voltage of a logic output signal of said logic gate when said current flowing between said first node and said second node shows said second current value; wherein said holding means has a MOS transistor whose threshold voltage is larger in absolute value than that of said first or second MOS transistor.
Claim 58
Dependent Claim
271 words
A semiconductor integrated circuit device, comprising: a first potential point for supplying a first potential; a second potential point for supplying a second potential; a logic gate provided with at least a first MOS transistor and a second MOS transistor connected in series with each other between a first node and a second node, supplied with a potential from said first potential point and said second potential point through said first node and said second node, and outputting a logic output signal from a common terminal of said first MOS transistor and said second MOS transistor; control means connected between said first potential point and said first node and/or between said second potential point and said second node for controlling a current flowing between said first node and said second node between a first current value which makes logic switching operation of said logic gate possible and a second current value smaller than the first current value required for logic standby operation of said logic gate depending on the necessity of logic switching operation; wherein said first MOS transistor and said second MOS transistor have different channel type from each other, and said logic gate is a CMOS logic gate; voltage holding means whose input and output are connected to an output of said logic gate for holding a voltage of a logic output signal of said logic gate when said current flowing between said first node and said second node shows said second current value; wherein said holding means has a MOS transistor whose threshold voltage is larger in absolute value than that of said first or second MOS transistor.
Claim 59
Dependent Claim
272 words
A semiconductor integrated circuit device, comprising: a first potential point for supplying a first potential; a second potential point for supplying a second potential; a logic gate provided with at least a first MOS transistor and a second MOS transistor connected in series with each other between a first node and a second node, supplied with a potential from said first potential point and said second potential point through said first node and said second node, and outputting a logic output signal from a common terminal of said first MOS transistor and said second MOS transistor; control means connected between said first potential point and said first node and/or between said second potential point and said second node for controlling a current flowing between said first node and said second node between a first current value which makes logic switching operation of said logic gate possible and a second current value smaller than the first current value required for logic standby operation of said logic gate depending on the necessity of logic switching operation; wherein said first MOS transistor and said second MOS transistor have different channel type from each other, and said logic gate is a CMOS logic gate; voltage holding means whose input and output are connected to an output of said logic gate for holding a voltage of a logic output signal of said logic gate when said current flowing between said first node and said second node shows said second current value: wherein said control means have a MOS transistor whose threshold voltage is larger in absolute value than that of a MOS transistor of said logic circuit.
Claim 60
Dependent Claim
272 words
A semiconductor integrated circuit device, comprising: a first potential point for supplying a first potential; a second potential point for supplying a second potential; a logic gate provided with at least a first MOS transistor and a second MOS transistor connected in series with each other between a first node and a second node, supplied with a potential from said first potential point and said second potential point through said first node and said second node, and outputting a logic output signal from a common terminal of said first MOS transistor and said second MOS transistor; control means connected between said first potential point and said first node and/or between said second potential point and said second node for controlling a current flowing between said first node and said second node between a first current value which makes logic switching operation of said logic gate possible and a second current value smaller than the first current value required for logic standby operation of said logic gate depending on the necessity of logic switching operation; wherein said first MOS transistor and said second MOS transistor have different channel type from each other, and said logic gate is a CMOS logic gate; voltage holding means whose input and output are connected to an output of said logic gate for holding a voltage of a logic output signal of said logic gate when said current flowing between said first node and said second node shows said second current value: wherein said control means have a MOS transistor whose threshold voltage is larger in absolute value than that of a MOS transistor of said logic circuit.
Claim 61
Dependent Claim
19 words
A semiconductor integrated circuit device according to claim 52, wherein said logic circuit includes at least one MOS transistor.
Claim 62
Dependent Claim
38 words
A semiconductor integrated circuit device according to claim 53, wherein said logic circuit is formed of a combination of at least one or more of an NMOS transistor and at least one or more of a PMOS transistor.
Claim 63
Dependent Claim
22 words
A semiconductor integrated circuit device according to claim 52, wherein the operating voltage of said logic circuit is 1.5 V or lower.
Claim 64
Dependent Claim
26 words
A semiconductor integrated circuit device according to claim 53, wherein the absolute value of the threshold voltage of said MOS transistor is 0.35 V or below.
Claim 65
Dependent Claim
22 words
A semiconductor integrated circuit device according to claim 53, wherein the channel length of said MOS transistor is 0.25 μm or less.
Claim 66
Dependent Claim
43 words
A semiconductor integrated circuit device according to claim 52, wherein said means for cutting off the leakage current includes switches provided between a high level power supply and said logic circuit and between a low level power supply and said logic circuit, respectively.
Claim 67
Dependent Claim
81 words
A semiconductor integrated circuit device according to claim 52, wherein: said logic circuit is divided into two circuit parts, one part being a circuit on the high level power supply side and the other part being a circuit on the low level power supply side, from the output terminal; and said control means are switches provided between the output terminal and the circuit on the high level side and between the output terminal and the circuit on the low level side.
Claim 68
Dependent Claim
31 words
A semiconductor integrated circuit device according to claim 52, wherein said control means is composed of an NMOS transistor and a PMOS transistor applied with control pulses complementary to each other.
Claim 69
Dependent Claim
41 words
A semiconductor integrated circuit device according to claim 60, wherein the absolute values of the threshold voltages of an NMOS transistor and a PMOS transistor operating as said means for cutting off the operating current are at 0.4 V or more.
Claim 70
Dependent Claim
31 words
A semiconductor integrated circuit device according to claim 52, wherein said output holding means is composed of a combination of at least one NMOS transistor and at least one PMOS transistor.
Claim 71
Dependent Claim
36 words
A semiconductor integrated circuit device according to claim 62, wherein the absolute values of the threshold voltages of an NMOS transistor and a PMOS transistor forming said output holding means for at 0.4 V or more.
Claim 72
Dependent Claim
19 words
A semiconductor integrated circuit device according to claim 52, wherein said output holding means includes a positive feedback circuit.
Claim 73
Dependent Claim
40 words
A semiconductor integrated circuit device according to claim 64, at the positive feedback loop of wherein said positive feedback circuit is cut off during a period of time when the operating current of said logic circuit is not cut off.
Claim 74
Dependent Claim
19 words
A semiconductor integrated circuit device according to claim 52, wherein said logic circuit includes a plurality of logic gates.
Claim 75
Dependent Claim
66 words
An electronic apparatus having a semiconductor integrated circuit device according to claim 52, comprising a plurality of units including a central processing unit, wherein at least one of said units has at least two operating states and wherein said one unit includes said integrated circuit device as part of means for controlling said two operating states in accordance with data sent from said central processing unit.
Claim 76
Independent Claim
146 words
A device for controlling operation of an electronic apparatus between at least two operating states, said electronic apparatus having a central processing unit and a plurality of other units, with a semiconductor integrated device in accordance with data sent from said central processing unit, comprising: at least one logic circuit; means for cutting off an operating current of said logic circuit; and means for holding the logic state of said logic circuit, whose input and output are connected to the output of said logic state; wherein: the output of said logic circuit is held by said means for holding the output at least while the leakage current of said logic circuit is cut off by said means for cutting off the operating current; wherein said holding means has a MOS transistor whose channel width is smaller than that of a MOS transistor of said logic circuit.
Claim 77
Independent Claim
146 words
A device for controlling operation of an electronic apparatus between at least two operating states, said electronic apparatus having a central processing unit and a plurality of other units, with a semiconductor integrated device in accordance with data sent from said central processing unit, comprising: at least one logic circuit; means for cutting off an operating current of said logic circuit; and means for holding the logic state of said logic circuit, whose input and output are connected to the output of said logic state; wherein: the output of said logic circuit is held by said means for holding the output at least while the leakage current of said logic circuit is cut off by said means for cutting off the operating current; wherein said holding means has a MOS transistor whose channel width is smaller than that of a MOS transistor of said logic circuit.
Claim 78
Independent Claim
149 words
A device for controlling operation of an electronic apparatus between at least two operating states, said electronic apparatus having a central processing unit and a plurality of other units, with a semiconductor integrated device in accordance with data sent from said central processing unit, comprising: at least one logic circuit; means for cutting off an operating current of said logic circuit; and means for holding the logic state of said logic circuit, whose input and output are connected to the output of said logic state; wherein: the output of said logic circuit is held by said means for holding the output at least while the leakage current of said logic circuit is cut off by said means for cutting off the operating current; wherein said holding means has a MOS transistor whose threshold voltage is larger in absolute value than that of a MOS transistor of said logic circuit.
Claim 79
Independent Claim
149 words
A device for controlling operation of an electronic apparatus between at least two operating states, said electronic apparatus having a central processing unit and a plurality of other units, with a semiconductor integrated device in accordance with data sent from said central processing unit, comprising: at least one logic circuit; means for cutting off an operating current of said logic circuit; and means for holding the logic state of said logic circuit, whose input and output are connected to the output of said logic state; wherein: the output of said logic circuit is held by said means for holding the output at least while the leakage current of said logic circuit is cut off by said means for cutting off the operating current; wherein said holding means has a MOS transistor whose threshold voltage is larger in absolute value than that of a MOS transistor of said logic circuit.
Claim 80
Independent Claim
150 words
A device for controlling operation of an electronic apparatus between at least two operating states, said electronic apparatus having a central processing unit and a plurality of other units, with a semiconductor integrated device in accordance with data sent from said central processing unit, comprising: at least one logic circuit; means for cutting off an operating current of said logic circuit; and means for holding the logic state of said logic circuit, whose input and output are connected to the output of said logic state; wherein: the output of said logic circuit is held by said means for holding the output at least while the leakage current of said logic circuit is cut off by said means for cutting off the operating current; wherein said cutting off means has a MOS transistor whose threshold voltage is larger in absolute value than that of a MOS transistor of said logic circuit.
Claim 81
Independent Claim
150 words
A device for controlling operation of an electronic apparatus between at least two operating states, said electronic apparatus having a central processing unit and a plurality of other units, with a semiconductor integrated device in accordance with data sent from said central processing unit, comprising: at least one logic circuit; means for cutting off an operating current of said logic circuit; and means for holding the logic state of said logic circuit, whose input and output are connected to the output of said logic state; wherein: the output of said logic circuit is held by said means for holding the output at least while the leakage current of said logic circuit is cut off by said means for cutting off the operating current; wherein said cutting off means has a MOS transistor whose threshold voltage is larger in absolute value than that of a MOS transistor of said logic circuit.
Claim 82
Dependent Claim
149 words
A semiconductor integrated circuit device comprising: a plurality of logic gates each of which includes a first MOS transistor connected to an output terminal thereof, wherein an output of a logic gate at a preceding stage is connected to an input of a logic gate at a latter stage in consecutive order, thereby to form a logic gate chain; cutting off means for cutting off a leakage current of said logic gate chain; and output holding means connected to an output terminal of said logic gate chain for holding the output of said logic gate chain at least while the leakage current of said logic gate chain is cut off by said cutting off means; wherein said cutting off means includes a second MOS transistor, whose channel width is smaller than the total value of the channel widths of said first MOS transistors of said plurality of logic gates.
Claim 83
Dependent Claim
149 words
A semiconductor integrated circuit device comprising: a plurality of logic gates each of which includes a first MOS transistor connected to an output terminal thereof, wherein an output of a logic gate at a preceding stage is connected to an input of a logic gate at a latter stage in consecutive order, thereby to form a logic gate chain; cutting off means for cutting off a leakage current of said logic gate chain; and output holding means connected to an output terminal of said logic gate chain for holding the output of said logic gate chain at least while the leakage current of said logic gate chain is cut off by said cutting off means; wherein said cutting off means includes a second MOS transistor, whose channel width is smaller than the total value of the channel widths of said first MOS transistors of said plurality of logic gates.
References Cited (Backward Citations)
US4473762A
Cited
US4825106A
Cited
US4859870A
Cited
US4797580A
Cited
US4999519A
Cited
US5051625B1
Cited
US5051625A
Cited
JPH02246516A
Cited
US5101119A
Cited
US5179298A
Cited
US5355503A
Cited
US5115150A
Cited
US5258666A
Cited
US5349666A
Cited
US5274601A
Cited
US5359243A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-12-10 | 2000-06-10 | 2000-12-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-12-10 | 2004-06-10 | 2004-12-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-12-10 | 2008-06-10 | 2008-12-10 | $7700.00 | Window Closed / Lapsed |