Patent US5581564A successfully refreshed from Google Patents.
US5581564A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Diagnostic circuit
Assignee: Renesas Electronics America Inc
•
Filing: 1990-12-18
•
Granted: 1996-12-03
•
Expires: 2010-12-18
Abstract
Abstract A diagnostic circuit of the present invention has serial command input and output pins separate from its serial data input and output pins. In one embodiment, the diagnostic circuit has one command register and one data register, the data register receiving serially an input signal and providing serially an output signal through an input pin and an output pin respectively. In another embodiment, the diagnostic circuit has one command register and multiple data registers. Each data register including a zero-length register, can be separately addressed. In yet another embodiment, multiple serial data input and output pins are provided together with multiple data registers.
Inventors
- 👤 Michael J. Miller
- 👤 John R. Mick
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 15:03
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318533; G01R31/318572
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
304 words
A diagnostic circuit comprising: a command input lead for receiving a first serial command signal; a plurality of data input leads for receiving a first plurality of serial data signals; a clock input lead for receiving a clock signal; a control lead for receiving an external control signal, said control signal having first and second states; a command register coupled to receive said clock signal of said clock input lead, said external control signal of said control lead and said first serial command signal of said command input lead for shifting in said first serial command signal and providing as serial output a second serial command signal when said external control signal is at said first state, said second serial command signal being the content of said command register delayed by a predetermined number of cycles of said clock signal, said command register also provides a number of command output signals in parallel, said command output signals being the current content of said command register; a plurality of data registers each coupled to receive said clock signal of said clock input lead and one of said first plurality of serial data signals of said plurality of data input leads, for shifting in said one of said first plurality of serial data signals, and for providing as serial output a second serial data signal, said second serial data signal being the content of said data register delayed by a predetermined number of cycles of said clock signal, each data register also receiving a number of data input signals in parallel, and provides a number of data output signals in parallel; a command output lead coupled to receive said second serial command signal; a plurality of data output leads each coupled to receive one of said second serial data signals of said plurality of data registers.
Claim 2
Dependent Claim
304 words
A diagnostic circuit comprising: a command input lead for receiving a first serial command signal; a plurality of data input leads for receiving a first plurality of serial data signals; a clock input lead for receiving a clock signal; a control lead for receiving an external control signal, said control signal having first and second states; a command register coupled to receive said clock signal of said clock input lead, said external control signal of said control lead and said first serial command signal of said command input lead for shifting in said first serial command signal and providing as serial output a second serial command signal when said external control signal is at said first state, said second serial command signal being the content of said command register delayed by a predetermined number of cycles of said clock signal, said command register also provides a number of command output signals in parallel, said command output signals being the current content of said command register; a plurality of data registers each coupled to receive said clock signal of said clock input lead and one of said first plurality of serial data signals of said plurality of data input leads, for shifting in said one of said first plurality of serial data signals, and for providing as serial output a second serial data signal, said second serial data signal being the content of said data register delayed by a predetermined number of cycles of said clock signal, each data register also receiving a number of data input signals in parallel, and provides a number of data output signals in parallel; a command output lead coupled to receive said second serial command signal; a plurality of data output leads each coupled to receive one of said second serial data signals of said plurality of data registers.
Claim 3
Dependent Claim
52 words
A diagnostic circuit as in claim 1, further comprising means coupled to receive said external control signal of said control lead and said command output signals, for decoding said command output signals into a plurality of control signals when said external control signal transitions from said first state to said second state.
References Cited (Backward Citations)
US4597042A
Cited
US4488259A
Cited
US5062110A
Cited
US4710927A
Cited
US4710927B1
Cited
US4947357A
Cited
US4975641A
Cited
US5130989A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-12-03 | 2000-06-03 | 2000-12-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-12-03 | 2004-06-03 | 2004-12-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-12-03 | 2008-06-03 | 2008-12-03 | $7700.00 | Window Closed / Lapsed |