Patent US5577199A successfully refreshed from Google Patents.
US5577199A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Majority circuit, a controller and a majority LSI
Assignee: Mitsubishi Electric Corp
•
Filing: 1994-05-16
•
Granted: 1996-11-19
•
Expires: 2014-05-16
Abstract
Abstract This invention provides a majority circuit, connecting a plurality of processing units. The majority circuit can detect a single error or multiple errors, and sets the majority output signal to an ineffective level when multiple errors are detected. The majority circuit includes comparators, each comparing two outputs of three processing units, and the error detector recognizes the error status and outputs the single error signal and the multiple error signal accordingly. The majority circuit also includes a selector, which selects the output of a normal processing unit, when the normal processing unit can be specified based on the comparison result. The selector changes the output to a predetermined level, when the normal processing unit cannot be specified.
Inventors
- 👤 Takashi Tanabe
- 👤 Toshihisa Kamemaru
- 👤 Mamoru Katoh
- 👤 Tsugihiko Ohno
- 👤 Toyohito Hatashita
- 👤 Kaoru Abe
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 14:56
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/16; G06F11/18; G06F11/183; G06F11/184; G06F11/185; G06F11/187; H; H03; H03K; H03K19/00; H03K19/20; H03K19/23; G06F11/08; G06F11/10; G06F11/1008; G06F11/1044; G06F11/22; G06F11/2205; G06F11/2215
Claims Analysis
Total Claims: 25
Claim 1
Independent Claim
191 words
A majority circuit for receiving X (X>=3) number of n-bit (n>=2) signals from X number of systems and for outputting one of the n-bit signals as a majority signal, the majority circuit comprising: (a) compare means for receiving the X number of n-bit signals as input signals, the compare means including means for making a plurality of unique signal combinations, each combination being of Y (X>Y>=2) number of the input signals and being a comparison between Y number distinct input signals; (b) select means for receiving the X number of input signals and for selecting one input signal as the majority signal based on a comparison result of the compare means; (c) error recognition means connected to receive the comparison result from the compare means, for recognizing an existence of a faulty system among X number of systems based on the comparison result of the compare means, wherein each of the n-bit signals includes a binary strobe signal which indicates the validity of the n-bit signal; and (d) window means for receiving the binary strobe signals and generating an error check signal which prohibits error recognition in the error recognition means.
Claim 2
Dependent Claim
191 words
A majority circuit for receiving X (X>=3) number of n-bit (n>=2) signals from X number of systems and for outputting one of the n-bit signals as a majority signal, the majority circuit comprising: (a) compare means for receiving the X number of n-bit signals as input signals, the compare means including means for making a plurality of unique signal combinations, each combination being of Y (X>Y>=2) number of the input signals and being a comparison between Y number distinct input signals; (b) select means for receiving the X number of input signals and for selecting one input signal as the majority signal based on a comparison result of the compare means; (c) error recognition means connected to receive the comparison result from the compare means, for recognizing an existence of a faulty system among X number of systems based on the comparison result of the compare means, wherein each of the n-bit signals includes a binary strobe signal which indicates the validity of the n-bit signal; and (d) window means for receiving the binary strobe signals and generating an error check signal which prohibits error recognition in the error recognition means.
Claim 3
Dependent Claim
40 words
The majority circuit of claim 1, further comprising receive means for receiving a comparison result of another majority circuit and generating a new comparison result based on both of the comparison result and the comparison result of another majority circuit.
Claim 4
Dependent Claim
30 words
The majority circuit of claim 1, wherein the majority circuit has a plurality of the compare means and generates the comparison result based on the plurality of the compare means.
Claim 5
Dependent Claim
37 words
The majority circuit of claim 2 or 3, further comprising: register means for registering the comparison result; and interrupt means for generating an interrupt to the systems based on the comparison result registered by the register means.
Claim 6
Dependent Claim
80 words
The majority circuit of claim 1, further comprising code generate means for generating a check code for checking an error of the n-bit signal and appends the check code to the input signal, wherein the compare means compares the input signals, including the check code, and the select means selects the majority signal, including the check code, and the majority circuit further comprising check means for checking the majority signal based on the check code included in the majority signal.
Claim 7
Dependent Claim
17 words
The majority circuit of claim 1, wherein the majority circuit is formed on a single integrated chip.
Claim 8
Dependent Claim
171 words
A majority circuit for receiving X (X>=3) number of n-bit (n>=2) signals from X number of systems and for outputting one of the n-bit signals as a majority signal, the majority circuit comprising: (a) compare means for receiving the X number of n-bit signals as input signals, the compare means including means for making a plurality of unique signal combinations, each combination being of Y (X>Y>=2) number of the input signals and being a comparison between Y number distinct input signals; (b) select means for receiving the X number of input signals and for selecting one input signal as the majority signal based on a comparison result of the compare means; and (c) a next circuit connected to receive the majority signal; and wherein the select means has level set means for setting a level of the majority signal to a specific level based on the comparison result of the compare means so that the majority signal does not give any influence to the next circuit which receives the majority signal.
Claim 9
Dependent Claim
171 words
A majority circuit for receiving X (X>=3) number of n-bit (n>=2) signals from X number of systems and for outputting one of the n-bit signals as a majority signal, the majority circuit comprising: (a) compare means for receiving the X number of n-bit signals as input signals, the compare means including means for making a plurality of unique signal combinations, each combination being of Y (X>Y>=2) number of the input signals and being a comparison between Y number distinct input signals; (b) select means for receiving the X number of input signals and for selecting one input signal as the majority signal based on a comparison result of the compare means; and (c) a next circuit connected to receive the majority signal; and wherein the select means has level set means for setting a level of the majority signal to a specific level based on the comparison result of the compare means so that the majority signal does not give any influence to the next circuit which receives the majority signal.
Claim 10
Dependent Claim
200 words
A controller for receiving X (X>=3) number of input signals from X number of systems and outputting one of the input signals as a majority signal to a next circuit, the controller comprising: (a) X (X>=3) number of receivers for receiving X number of signals from X number of systems respectively; and (b) a majority circuit comprising: (b1) compare means for receiving the X number of n-bit signals from X number of receivers as input signals, the compare means including means for making a plurality of unique signal combinations, each combination being of Y (X>Y>=2) number of the input signals and being a comparison between Y number distinct input signals; (b2) select means for receiving the X number of input signals and for selecting one input signal as the majority signal based on a comparison result of the compare means; and (c) a next circuit connected to receive the majority signal, and wherein the select means has level set means for setting a level of the majority signal to a specific level based on the comparison result of the compare means so that the majority signal does not give any influence to the next circuit which receives the majority signal.
Claim 11
Dependent Claim
200 words
A controller for receiving X (X>=3) number of input signals from X number of systems and outputting one of the input signals as a majority signal to a next circuit, the controller comprising: (a) X (X>=3) number of receivers for receiving X number of signals from X number of systems respectively; and (b) a majority circuit comprising: (b1) compare means for receiving the X number of n-bit signals from X number of receivers as input signals, the compare means including means for making a plurality of unique signal combinations, each combination being of Y (X>Y>=2) number of the input signals and being a comparison between Y number distinct input signals; (b2) select means for receiving the X number of input signals and for selecting one input signal as the majority signal based on a comparison result of the compare means; and (c) a next circuit connected to receive the majority signal, and wherein the select means has level set means for setting a level of the majority signal to a specific level based on the comparison result of the compare means so that the majority signal does not give any influence to the next circuit which receives the majority signal.
Claim 12
Dependent Claim
205 words
A controller for receiving X (X>=3) number of input signals from X number of systems and outputting one of the input signals as a majority signal to a next circuit, comprising: (a) X number of feature circuits for receiving X number of signals from X number of systems respectively and performing a predefined feature therein; (b) a majority circuit comprising: (b1) compare means for receiving the X number of n-bit signals from X number of features as input signals, the compare means including means for making a plurality of unique signal combinations, each combination being of Y (X>Y>=2) number of the input signals and being a comparison of Y number of the input signals; and (b2) select means for receiving the X number of input signals and for selecting one input signal as the majority signal based on a comparison result of the compare means; and (c) a next circuit connected to receive the majority signal, and wherein the select means has level set means for setting a level of the majority signal to a specific level based on the comparison result of the compare means so that the majority signal does not give any influence to the next circuit which receives the majority signal.
Claim 13
Dependent Claim
205 words
A controller for receiving X (X>=3) number of input signals from X number of systems and outputting one of the input signals as a majority signal to a next circuit, comprising: (a) X number of feature circuits for receiving X number of signals from X number of systems respectively and performing a predefined feature therein; (b) a majority circuit comprising: (b1) compare means for receiving the X number of n-bit signals from X number of features as input signals, the compare means including means for making a plurality of unique signal combinations, each combination being of Y (X>Y>=2) number of the input signals and being a comparison of Y number of the input signals; and (b2) select means for receiving the X number of input signals and for selecting one input signal as the majority signal based on a comparison result of the compare means; and (c) a next circuit connected to receive the majority signal, and wherein the select means has level set means for setting a level of the majority signal to a specific level based on the comparison result of the compare means so that the majority signal does not give any influence to the next circuit which receives the majority signal.
Claim 14
Dependent Claim
147 words
A majority circuit for receiving at least three n-bit signals and for outputting one of the n-bit signals as a majority signal, the majority circuit comprising: a plurality of comparators connected to receive a corresponding plurality of unique sets of the n-bit signals and forming comparison outputs; a selector connected to receive as inputs the n-bit signals and as control signals the comparison outputs, whereby one of the n-bit signals is selected as a majority signal; and an error detector connected to receive the comparison outputs and producing a signal denoting single errors and producing a signal denoting multiple errors; wherein each of the n-bit signals includes a binary strobe signal which indicates the validity of the n-bit signal, the majority circuit further comprising window means for receiving the binary strobe signals and generating an error check signal which controls the error recognition in the error detector.
Claim 15
Dependent Claim
147 words
A majority circuit for receiving at least three n-bit signals and for outputting one of the n-bit signals as a majority signal, the majority circuit comprising: a plurality of comparators connected to receive a corresponding plurality of unique sets of the n-bit signals and forming comparison outputs; a selector connected to receive as inputs the n-bit signals and as control signals the comparison outputs, whereby one of the n-bit signals is selected as a majority signal; and an error detector connected to receive the comparison outputs and producing a signal denoting single errors and producing a signal denoting multiple errors; wherein each of the n-bit signals includes a binary strobe signal which indicates the validity of the n-bit signal, the majority circuit further comprising window means for receiving the binary strobe signals and generating an error check signal which controls the error recognition in the error detector.
Claim 16
Dependent Claim
160 words
A majority circuit for receiving at least three n-bit signals and for outputting one of the n-bit signals as a majority signal, the majority circuit comprising: a plurality of comparators connected to receive a corresponding plurality of unique sets of the n-bit signals and forming comparison outputs; a selector connected to receive as inputs the n-bit signals and as control signals the comparison outputs, whereby one of the n-bit signals is selected as a majority signal; and an error detector connected to receive the comparison outputs and producing a signal denoting single errors and producing a signal denoting multiple errors; further including a next circuit connected to receive the majority signal, and wherein the selector has level set means for setting a level of the majority signal to a specific level based on the comparison result of the plurality of comparators so that the majority signal does not give any influence to the next circuit which receives the majority signal.
Claim 17
Dependent Claim
160 words
A majority circuit for receiving at least three n-bit signals and for outputting one of the n-bit signals as a majority signal, the majority circuit comprising: a plurality of comparators connected to receive a corresponding plurality of unique sets of the n-bit signals and forming comparison outputs; a selector connected to receive as inputs the n-bit signals and as control signals the comparison outputs, whereby one of the n-bit signals is selected as a majority signal; and an error detector connected to receive the comparison outputs and producing a signal denoting single errors and producing a signal denoting multiple errors; further including a next circuit connected to receive the majority signal, and wherein the selector has level set means for setting a level of the majority signal to a specific level based on the comparison result of the plurality of comparators so that the majority signal does not give any influence to the next circuit which receives the majority signal.
Claim 18
Dependent Claim
121 words
A majority circuit for receiving at least three n-bit signals and for outputting one of the n-bit signals as a majority signal, the majority circuit comprising: a plurality of comparators connected to receive a corresponding plurality of unique sets of the n-bit signals and forming comparison outputs; a selector connected to receive as inputs the n-bit signals and as control signals the comparison outputs, whereby one of the n-bit signals is selected as a majority signal; an error detector connected to receive the comparison outputs and producing a signal denoting single errors and producing a signal denoting multiple errors; and mask means, located between the plurality of comparators and the selector, for masking the comparison outputs from the plurality of comparators.
Claim 19
Dependent Claim
121 words
A majority circuit for receiving at least three n-bit signals and for outputting one of the n-bit signals as a majority signal, the majority circuit comprising: a plurality of comparators connected to receive a corresponding plurality of unique sets of the n-bit signals and forming comparison outputs; a selector connected to receive as inputs the n-bit signals and as control signals the comparison outputs, whereby one of the n-bit signals is selected as a majority signal; an error detector connected to receive the comparison outputs and producing a signal denoting single errors and producing a signal denoting multiple errors; and mask means, located between the plurality of comparators and the selector, for masking the comparison outputs from the plurality of comparators.
Claim 20
Dependent Claim
48 words
The majority circuit of claim 12, wherein the three n-bit signals are produced by three distinct processor systems, and wherein the mask means includes means for giving preference to one of the three processor systems by masking out all but an input signal of the one processor system.
Claim 21
Dependent Claim
172 words
A majority circuit for receiving at least three n-bit signals and for outputting one of the n-bit signals as a majority signal, the majority circuit comprising: a plurality of comparators connected to receive a corresponding plurality of unique sets of the n-bit signals and forming comparison outputs; a selector connected to receive as inputs the n-bit signals and as control signals the comparison outputs, whereby one of the n-bit signals is selected as a majority signal; an error detector connected to receive the comparison outputs and producing a signal denoting single errors and producing a signal denoting multiple errors; and code generator means for generating a check code for checking an error of each n-bit signal and appends the check code to each n-bit signal; wherein the plurality of comparators compare the n-bit signals, including the check code, and the selector selects the majority signal, including the check code, and the majority circuit further comprising check means for checking the majority signal based on the check code included in the majority signal.
Claim 22
Dependent Claim
172 words
A majority circuit for receiving at least three n-bit signals and for outputting one of the n-bit signals as a majority signal, the majority circuit comprising: a plurality of comparators connected to receive a corresponding plurality of unique sets of the n-bit signals and forming comparison outputs; a selector connected to receive as inputs the n-bit signals and as control signals the comparison outputs, whereby one of the n-bit signals is selected as a majority signal; an error detector connected to receive the comparison outputs and producing a signal denoting single errors and producing a signal denoting multiple errors; and code generator means for generating a check code for checking an error of each n-bit signal and appends the check code to each n-bit signal; wherein the plurality of comparators compare the n-bit signals, including the check code, and the selector selects the majority signal, including the check code, and the majority circuit further comprising check means for checking the majority signal based on the check code included in the majority signal.
Claim 23
Dependent Claim
197 words
A majority circuit for receiving X (X>=3) number of n-bit (n>=2) signals from X number of systems and for outputting one of the n-bit signals as a majority signal, the majority circuit comprising: (a) compare means for receiving the X number of n-bit signals as input signals, the compare means including means for making a plurality of unique signal combinations, each combination being of Y (X>Y>=2) number of the input signals and being a comparison between Y number distinct input signals; (b) select means for receiving the X number of input signals and for selecting one input signal as the majority signal based on a comparison result of the compare means; and (c) mask means, located between the compare means and the select means, for giving preference to a specific system by masking out all but an n-bit signal from the specific system, wherein the mask means includes a master flag memory for storing a master flag which indicates the specific system, a circuit for detecting multiple errors based on the comparison result of the compare means and for outputting the master flag to the select means as the comparison result when the multiple errors are detected.
Claim 24
Dependent Claim
197 words
A majority circuit for receiving X (X>=3) number of n-bit (n>=2) signals from X number of systems and for outputting one of the n-bit signals as a majority signal, the majority circuit comprising: (a) compare means for receiving the X number of n-bit signals as input signals, the compare means including means for making a plurality of unique signal combinations, each combination being of Y (X>Y>=2) number of the input signals and being a comparison between Y number distinct input signals; (b) select means for receiving the X number of input signals and for selecting one input signal as the majority signal based on a comparison result of the compare means; and (c) mask means, located between the compare means and the select means, for giving preference to a specific system by masking out all but an n-bit signal from the specific system, wherein the mask means includes a master flag memory for storing a master flag which indicates the specific system, a circuit for detecting multiple errors based on the comparison result of the compare means and for outputting the master flag to the select means as the comparison result when the multiple errors are detected.
Claim 25
Dependent Claim
29 words
The majority circuit of claim 15, wherein the mask means further includes a connection flag memory for storing a connection flag which indicates a specific system to be masked.
References Cited (Backward Citations)
EP0082533A2
Cited
US4709376A
Cited
US4799140A
Cited
US4967347A
Cited
US4761782A
Cited
JPH01126825A
Cited
EP0381334A2
Cited
JPH0326415A
Cited
US5382950A
Cited
US5269016A
Cited
EP0514075A2
Cited
US5241548A
Cited
US5339404A
Cited
US5271023A
Cited
US5394409A
Cited
EP0527667A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-11-19 | 2000-05-20 | 2000-11-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-11-19 | 2004-05-20 | 2004-11-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-11-19 | 2008-05-20 | 2008-11-19 | $7700.00 | Window Closed / Lapsed |