Patent US5569947A successfully refreshed from Google Patents.
US5569947A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Insulated-gate field-effect transistor in a semiconductor device in which source/drain electrodes are defined by formation of silicide on a gate electrode and a field-effect transistor
Assignee: United Microelectronics Corp
•
Filing: 1995-06-28
•
Granted: 1996-10-29
•
Expires: 2015-06-28
Abstract
Abstract For manufacturing an insulated-gate field-effect transistor in a semiconductor device, a refractory metal film is formed on a semiconductor substrate with an insulating film being interposed therebetween. An insulated gate electrode is formed by patterning the refractory metal film and insulating film. After formation of source/drain regions in a surface of the substrate, using the insulated gate electrode as a mask, a poly-silicon film is formed to cover the surface portion of the substrate and the patterned refractory metal film of the gate electrode. The resulting structure is heated to convert at least that portion of the poly-silicon film which lies on the patterned refractory metal film to a silicide film portion. The thus formed silicide film portion is removed so that portions of the doped poly-silicon film are left on the source/drain regions in the surface of semiconductor substrate. These portions of the doped poly-silicon film serve as source/drain electrodes.
Inventors
- 👤 Shoichi Iwasa
- 👤 Takeshi Naganuma
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 01:13
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01304; H10D64/01306; H10D64/01308; H10D64/0131; H10D64/20; H10D64/23; H10D64/251; H10D64/258; H10D64/259; Y; Y10; Y10S; Y10S257/00; Y10S257/90
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
76 words
An insulated-gate field-effect transistor in a semiconductor device, comprising: source/drain doped regions formed in a surface portion of a semiconductor substrate; a gate electrode formed over said semiconductor substrate between said source/drain doped regions with an insulating film interposed between said gate electrode and said substrate, said gate electrode including a refractory metal film and a silicide film between said refractory metal film and said insulating film; and source/drain electrodes formed on said source/drain doped regions.
Claim 2
Dependent Claim
76 words
An insulated-gate field-effect transistor in a semiconductor device, comprising: source/drain doped regions formed in a surface portion of a semiconductor substrate; a gate electrode formed over said semiconductor substrate between said source/drain doped regions with an insulating film interposed between said gate electrode and said substrate, said gate electrode including a refractory metal film and a silicide film between said refractory metal film and said insulating film; and source/drain electrodes formed on said source/drain doped regions.
Claim 3
Dependent Claim
32 words
An insulated-gate field-effect transistor according to claim 1, further comprising a side wall insulating film formed between said source/drain electrodes and side surfaces of said gate electrode and of said insulating film.
Claim 4
Dependent Claim
28 words
An insulated-gate field-effect transistor according to claim 1, wherein said refractory film is made of a material selected from the group consisting of titanium, tantalum, molybdenum and tungsten.
Claim 5
Dependent Claim
19 words
An insulated-gate field-effect transistor according to claim 2, wherein said side wall insulating film is made of silicon oxide.
Claim 6
Dependent Claim
32 words
An insulated-gate field-effect transistor according to claim 2, wherein each of said source/drain doped regions is a double-doped region formed in a self-aligned manner with respect to said side wall insulating film.
Claim 7
Dependent Claim
128 words
An insulated-gate field-effect transistor in a semiconductor device, comprising: source/drain doped regions formed in a surface portion of a semiconductor substrate; a gate electrode formed on said semiconductor substrate between said source/drain doped regions with an insulating film interposed between said gate electrode and said substrate, said gate electrode including a refractory metal film and a silicide film between said refractory metal film and said insulating film; source/drain electrodes formed on said source/drain doped regions; and a side wall insulating film formed between said source/drain electrodes and side surfaces of said gate electrode and said insulating film for providing isolation between said gate electrode and said source/drain electrodes, said source/drain doped regions including double-doped regions formed in a self-aligned manner with respect to said side wall insulating film.
Claim 8
Dependent Claim
128 words
An insulated-gate field-effect transistor in a semiconductor device, comprising: source/drain doped regions formed in a surface portion of a semiconductor substrate; a gate electrode formed on said semiconductor substrate between said source/drain doped regions with an insulating film interposed between said gate electrode and said substrate, said gate electrode including a refractory metal film and a silicide film between said refractory metal film and said insulating film; source/drain electrodes formed on said source/drain doped regions; and a side wall insulating film formed between said source/drain electrodes and side surfaces of said gate electrode and said insulating film for providing isolation between said gate electrode and said source/drain electrodes, said source/drain doped regions including double-doped regions formed in a self-aligned manner with respect to said side wall insulating film.
Claim 9
Dependent Claim
28 words
An insulated-gate field-effect transistor according to claim 6, wherein said refractory film is made of a material selected from the group consisting of titanium, tantalum, molybdenum and tungsten.
Claim 10
Dependent Claim
19 words
An insulated-gate field-effect transistor according to claim 6, wherein said side wall insulating film is made of silicon oxide.
Claim 11
Dependent Claim
68 words
An insulated-gate field-effect transistor in a semiconductor device comprising: source/drain doped regions formed in a surface portion of a semiconductor substrate; and a gate electrode formed over said semiconductor substrate between said source/drain doped regions with an insulating film interposed between said gate electrode and said substrate, said gate electrode including a refractory metal film and a silicide film between said refractory metal film and said insulating film.
Claim 12
Dependent Claim
68 words
An insulated-gate field-effect transistor in a semiconductor device comprising: source/drain doped regions formed in a surface portion of a semiconductor substrate; and a gate electrode formed over said semiconductor substrate between said source/drain doped regions with an insulating film interposed between said gate electrode and said substrate, said gate electrode including a refractory metal film and a silicide film between said refractory metal film and said insulating film.
Claim 13
Dependent Claim
28 words
An insulated-gate field-effect transistor according to claim 9, further comprising a side wall insulating film formed on side surfaces of said gate electrode and of said insulating film.
Claim 14
Dependent Claim
28 words
An insulated-gate field-effect transistor according to claim 9, wherein said refractory film is made of a material selected from the group consisting of titanium, tantalum, molybdenum and tungsten.
Claim 15
Dependent Claim
19 words
An insulated-gate field-effect transistor according to claim 9, wherein said side wall insulating film is made of silicon oxide.
Claim 16
Dependent Claim
32 words
An insulated-gate field-effect transistor according to claim 9, wherein each of said source/drain doped regions is a double-doped region formed in a self-aligned manner with respect to said side wall insulating film.
Claim 17
Dependent Claim
19 words
An insulated-gate field-effect transistor according to claim 2, wherein said side wall insulating film is made of silicon nitride.
Claim 18
Dependent Claim
19 words
An insulated-gate field-effect transistor according to claim 6, wherein said side wall insulating film is made of silicon nitride.
Claim 19
Dependent Claim
19 words
An insulated-gate field-effect transistor according to claim 9, wherein said side wall insulating film is made of silicon nitride.
References Cited (Backward Citations)
US4212100A
Cited
JPS61139067A
Cited
JPS6281051A
Cited
US5023679A
Cited
US5097301A
Cited
US5276347A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-10-29 | 2000-04-29 | 2000-10-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-10-29 | 2004-04-29 | 2004-10-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-10-29 | 2008-04-29 | 2008-10-29 | $7700.00 | Window Closed / Lapsed |