← Back to Patent Explorer
US5023679A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device

Assignee: Toshiba Corp
•
Filing: 1989-06-28
•
Granted: 1991-06-11
•
Expires: 2009-06-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor device comprises a MOSFET of LDD structure, in which the gate electrode structure comprises an oxide film interposed between a poly-Si layer and a refractory metal layer or a metal silicide. The oxide film prevents the metal or metal silicide from being diffused into the gate oxide film during the heating step included in the process of manufacturing the semiconductor device. Also, a side wall spacer is formed of poly-Si to achieve an electrical connection between the poly-Si layer and the layer of the metal having a high melting point or of the metal silicide so as to constitute a part of the gate electrode.

Inventors

  • 👤 Hideki Shibata

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 15:32
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/60; H10D64/66; H10D64/671; H10D64/661; H10D64/662; H10D64/664; H10D64/675

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 156 words
A semiconductor device, comprising: a semiconductor substrate of a first conductivity type; a source/drain diffusion layer of a second conductivity type in the surface region of the semiconductor substrate, said source/drain diffusion layer including a first diffusion layer of a high impurity concentration and a second diffusion layer of a low impurity concentration; a first insulation film formed on the semiconductor substrate; a gate electrode formed on the first insulating film, said gate electrode including; a first conductor layer having a thickness of about 500Å or less formed on the first insulation film, a second insulation film formed on the first conductor layer, and a second conductor layer formed on the second insulation film, the first and second conductor layers and the insulation film defining a sidewall surface, a sidewall spacer including a third conductor layer formed on the sidewall surface for maintaining an electrical connection between the first conductor layer and the second conductor layer.
Claim 2
Dependent Claim 156 words
A semiconductor device, comprising: a semiconductor substrate of a first conductivity type; a source/drain diffusion layer of a second conductivity type in the surface region of the semiconductor substrate, said source/drain diffusion layer including a first diffusion layer of a high impurity concentration and a second diffusion layer of a low impurity concentration; a first insulation film formed on the semiconductor substrate; a gate electrode formed on the first insulating film, said gate electrode including; a first conductor layer having a thickness of about 500Å or less formed on the first insulation film, a second insulation film formed on the first conductor layer, and a second conductor layer formed on the second insulation film, the first and second conductor layers and the insulation film defining a sidewall surface, a sidewall spacer including a third conductor layer formed on the sidewall surface for maintaining an electrical connection between the first conductor layer and the second conductor layer.
Claim 3
Dependent Claim 28 words
The semiconductor device according to claim 1, wherein the second conductor layer is formed of a material selected from the group consisting of refractory metals and metal silicides.
Claim 4
Dependent Claim 161 words
A semiconductor device, comprising: a semiconductor substrate of a first conductivity type; a source/drain diffusion layer of a second conductivity type formed in the surface region of the semiconductor substrate, said source/drain diffusion layer including a first diffusion layer of a high impurity concentration and a second diffusion layer of a low impurity concentration; a first insulation film formed on the semiconductor substrate; a gate electrode formed on the first insulation film, said gate electrode including; a first conductor layer having a thickness of about 500Å or less formed on the first insulation film, a second insulation film formed on said first conductor layer, a second conductor layer formed on said second insulation film, the first and second conductor layer defining a sidewall surface, a sidewall spacer, including a polysilicon film doped with an impurity, formed on the sidewall surface, and a bottom surface of said sidewall spacer partially overlying the second diffusion layer with the first insulation film interposed therebetween.
Claim 5
Dependent Claim 161 words
A semiconductor device, comprising: a semiconductor substrate of a first conductivity type; a source/drain diffusion layer of a second conductivity type formed in the surface region of the semiconductor substrate, said source/drain diffusion layer including a first diffusion layer of a high impurity concentration and a second diffusion layer of a low impurity concentration; a first insulation film formed on the semiconductor substrate; a gate electrode formed on the first insulation film, said gate electrode including; a first conductor layer having a thickness of about 500Å or less formed on the first insulation film, a second insulation film formed on said first conductor layer, a second conductor layer formed on said second insulation film, the first and second conductor layer defining a sidewall surface, a sidewall spacer, including a polysilicon film doped with an impurity, formed on the sidewall surface, and a bottom surface of said sidewall spacer partially overlying the second diffusion layer with the first insulation film interposed therebetween.
Claim 6
Dependent Claim 28 words
The semiconductor device according to claim 3, wherein the second conductor layer is formed of a material selected from the group consisting of refractory metals and metal silicides.

References Cited (Backward Citations)

US4700215A Cited
US4807013A Cited
JPS61134072A Cited
JPS62293772A Cited
JPS63168050A Cited
JPS63217664A Cited
JPS63227059A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-06-10 1994-12-10 1995-06-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-06-10 1998-12-10 1999-06-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-06-10 2002-12-10 2003-06-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag