Patent US5567635A successfully refreshed from Google Patents.
US5567635A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making a three dimensional trench EEPROM cell structure
Assignee: International Business Machines Corp
•
Filing: 1994-05-17
•
Granted: 1996-10-22
•
Expires: 2014-05-17
Abstract
Abstract The objects of the present invention are accomplished by merging a MOS-FET device and a floating gate into a three dimensional trench structure. The trench device cell has four vertical sides and bottom. The bottom of the trench forms the channel region of the transfer FET of the EEPROM cell. The heavily doped source and drain regions are formed on two vertical sidewalls of the trench and oppositely face each other. The heavily doped regions cover the entire sidewall and have a depth which is greater than the trench depth so that the channel region is defined by the bottom of the trench. The remaining two vertical sidewalls of the trench are formed by isolation oxide. A first silicon dioxide layer covers the bottom of the trench and forms part of the gate oxide of the cell device. A second silicon dioxide layer covers the vertical sidewalls of the trench. The second silicon dioxide layer is relatively thin with respect to the gate oxide layer. The second silicon dioxide layer separates the source and drain regions from the floating gate which overlays both the first and second silicon dioxide layers. The floating gate overlaps all four trench sidewalls and substantially increases the coupling between the floating-gate and the control-gate.
Inventors
- 👤 Alexandre Acovic
- 👤 Ching-Hsiang Hsu
- 👤 Being S. Wu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 07:03
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/10; G11C16/12; G11C16/14; H; H10; H10B; H10B12/00; H10B12/01; H10B69/00; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0411; H10D30/60; H10D30/68; H10D30/681; H10D30/683
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
166 words
A method of making a semiconductor device, comprising: etching a trench in a semiconductor substrate, said trench etching forming first and second trench sidewalls and a channel region, said channel region seperating said first trench sidewall from said second trench sidewall; partially filling said trench with isolation material to form first and second isolation sidewalls in said trench, said channel region seperating said first isolation sidewall from said second isolation sidewall; doping said first and second trench sidewalls with a first type of dopant; forming a first dielectric layer over said first and second trench sidewalls; forming a second dielectric layer over said channel region; and forming a floating gate covering said second dielectric layer and at least partially covering said first dielectric layer, said floating gate having an interface side and a patterned side, said interface side contacting said first and second dielectric layers, said patterned side having at least two generally planar surfaces for increasing capacitance between said floating gate and said control gate.
Claim 2
Independent Claim
166 words
A method of making a semiconductor device, comprising: etching a trench in a semiconductor substrate, said trench etching forming first and second trench sidewalls and a channel region, said channel region seperating said first trench sidewall from said second trench sidewall; partially filling said trench with isolation material to form first and second isolation sidewalls in said trench, said channel region seperating said first isolation sidewall from said second isolation sidewall; doping said first and second trench sidewalls with a first type of dopant; forming a first dielectric layer over said first and second trench sidewalls; forming a second dielectric layer over said channel region; and forming a floating gate covering said second dielectric layer and at least partially covering said first dielectric layer, said floating gate having an interface side and a patterned side, said interface side contacting said first and second dielectric layers, said patterned side having at least two generally planar surfaces for increasing capacitance between said floating gate and said control gate.
Claim 3
Dependent Claim
25 words
A method for making a semiconductor device, as in claim 1, wherein: said floating gate at least partially covers said first and second isolation sidewalls.
Claim 4
Dependent Claim
39 words
A method for making a semiconductor device, as in claim 1, wherein: said first dielectric layer has a thickness less than said second dielectric layer; and said first dielectric layer has a thickness of less than approximately 150 Å.
Claim 5
Dependent Claim
39 words
A method for making a semiconductor device, as in claim 2, wherein: said first dielectric layer has a thickness less than said second dielectric layer; and said first dielectric layer has a thickness of less than approximately 150 Å.
Claim 6
Dependent Claim
19 words
A method for making a semiconductor device, as in claim 3, wherein: said first type of dopant is N-type.
Claim 7
Dependent Claim
19 words
A method for making a semiconductor device, as in claim 3, wherein: said first type of dopant is P-type.
Claim 8
Dependent Claim
19 words
A method for making a semiconductor device, as in claim 4, wherein: said first type of dopant in N-type.
Claim 9
Dependent Claim
19 words
A method for making a semiconductor device, as in claim 4, wherein: said first type of dopant is P-type.
Claim 10
Independent Claim
150 words
A method of making a semiconductor device, comprising: etching a trench in a semiconductor substrate, said trench etching forming first and second trench sidewalls and a channel region, said channel region separating said first trench sidewall from said second trench sidewall; partially filling said trench with isolation material to form first and second isolation sidewalls in said trench, said channel region separating said first isolation sidewall from said second isolation sidewall; doping said first and second trench sidewalls with a first type of dopant; forming a first dielectric layer over said first and second trench sidewalls; forming a second dielectric layer over said channel region; forming a floating gate covering said second dielectric layer and at least partially covering said first dielectric layer, said floating gate having an extension portion extending outside said trench; and etching away said extension portion so that said floating gate is confined to said trench.
Claim 11
Independent Claim
150 words
A method of making a semiconductor device, comprising: etching a trench in a semiconductor substrate, said trench etching forming first and second trench sidewalls and a channel region, said channel region separating said first trench sidewall from said second trench sidewall; partially filling said trench with isolation material to form first and second isolation sidewalls in said trench, said channel region separating said first isolation sidewall from said second isolation sidewall; doping said first and second trench sidewalls with a first type of dopant; forming a first dielectric layer over said first and second trench sidewalls; forming a second dielectric layer over said channel region; forming a floating gate covering said second dielectric layer and at least partially covering said first dielectric layer, said floating gate having an extension portion extending outside said trench; and etching away said extension portion so that said floating gate is confined to said trench.
Claim 12
Dependent Claim
12 words
The method of claim 9 wherein said etching is performed by polishing.
Claim 13
Dependent Claim
13 words
The method of claim 10 wherein said polishing is chemical and mechanical polishing.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-10-22 | 2000-04-22 | 2000-10-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-10-22 | 2004-04-22 | 2004-10-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-10-22 | 2008-04-22 | 2008-10-22 | $7700.00 | Window Closed / Lapsed |