Patent EP0710853A3 successfully refreshed from Google Patents.
Patent US5565819A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5565819A Expired / Lapsed US ⏱️ 0.0 years remaining

Accurate RC oscillator having modified threshold voltages

Assignee: Microchip Technology Inc
•
Filing: 1995-07-11
•
Granted: 1996-10-15
•
Expires: 2015-07-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An accurate RC oscillator circuit (10) for generating a signal of a predetermined frequency that accurately oscillates between two precise voltage levels, i.e., a low threshold voltage (V L ) and a high threshold voltage (V H ). The oscillator circuit uses first and second comparators (16, 18) having their outputs respectively coupled to set and reset inputs of a flip flop (20). The output of the flip flop is coupled to a series RC network for controlling the charging and discharging of the voltage across a capacitor (14) of the RC network. The interconnection (12) of the series RC network is coupled to an input of both the first and second comparators. The other input of the first comparator is coupled to a circuit (24) for applying a modified version (V' H ) of the high threshold voltage such that the signal generated by the oscillator circuit does not exceed the precise high threshold voltage (V H ). Likewise, the other input of the second comparator is coupled to a circuit (25) for applying a modified version (V' L ) of the low threshold voltage such that the signal generated by the oscillator circuit does not fall below the precise low threshold voltage (V L ).

Inventors

  • 👤 Russell E. Cooper

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 06:31
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/01; H03K3/011; H03K3/02; H03K3/023; H03K3/0231

Claims Analysis

Total Claims: 16
Claim 1
Independent Claim 251 words
A circuit for generating an oscillatory signal of a predetermined frequency across a series resistor-capacitor (RC) network by ensuring that the oscillatory signal accurately oscillates between first and second voltages generated from a first supply voltage source and where the frequency of oscillation is determined by the time constant of the RC network, the circuit including first and second comparators having their outputs respectively coupled to first and second inputs of a flip flop for setting and resetting the flip flop, an output of the flip flop is coupled to the series RC network for controlling the charging and discharging of the voltage across the capacitor, the interconnection of the series RC network is coupled to an input of both the first and second comparators, the improvement comprising: a first voltage modifying circuit for receiving the first voltage and for applying a modified version of the first voltage to the other input of the first comparator such that the first comparator switches before the oscillatory signal actually reaches the first voltage thereby ensuring that the oscillatory signal precisely reaches the first voltage by the time the flip flop switches; and a second voltage modifying circuit for receiving the second voltage and for applying a modified version of the second voltage to the other input of the second comparator such that the second comparator switches before the oscillatory signal actually reaches the second voltage thereby ensuring that the oscillatory signal precisely reaches the second voltage by the time the flip flop switches.
Claim 2
Dependent Claim 251 words
A circuit for generating an oscillatory signal of a predetermined frequency across a series resistor-capacitor (RC) network by ensuring that the oscillatory signal accurately oscillates between first and second voltages generated from a first supply voltage source and where the frequency of oscillation is determined by the time constant of the RC network, the circuit including first and second comparators having their outputs respectively coupled to first and second inputs of a flip flop for setting and resetting the flip flop, an output of the flip flop is coupled to the series RC network for controlling the charging and discharging of the voltage across the capacitor, the interconnection of the series RC network is coupled to an input of both the first and second comparators, the improvement comprising: a first voltage modifying circuit for receiving the first voltage and for applying a modified version of the first voltage to the other input of the first comparator such that the first comparator switches before the oscillatory signal actually reaches the first voltage thereby ensuring that the oscillatory signal precisely reaches the first voltage by the time the flip flop switches; and a second voltage modifying circuit for receiving the second voltage and for applying a modified version of the second voltage to the other input of the second comparator such that the second comparator switches before the oscillatory signal actually reaches the second voltage thereby ensuring that the oscillatory signal precisely reaches the second voltage by the time the flip flop switches.
Claim 3
Dependent Claim 67 words
The circuit according to claim 1 wherein said first voltage modifying circuit includes first means for sampling the oscillatory signal upon switching of the flip flop from a first logic level to a second logic level, and wherein said second voltage modifying circuit includes second means for sampling the oscillatory signal upon switching of the flip flop from said second logic level to said first logic level.
Claim 4
Dependent Claim 109 words
The circuit according to claim 1 wherein said first voltage modifying circuit includes first means for adjusting said modified version of the first voltage by the difference between the first voltage and the voltage of the oscillatory signal at the time of switching of the flip flop from a first logic level to a second logic level, and wherein said second voltage modifying circuit includes second means for adjusting said modified version of the second voltage by the difference between the second voltage and the voltage of the oscillatory signal at the time of switching of the flip flop from said second logic level to said first logic level.
Claim 5
Dependent Claim 116 words
The circuit according to claim 1 wherein said first voltage modifying circuit includes: an amplifier having first and second inputs and an output, said first input of said amplifier coupled to receive the first voltage, said output of said amplifier coupled to the other input of the first comparator; a switch having first and second terminals and a control terminal, said first terminal of said switch coupled to the interconnection of the RC network, said second terminal of said switch coupled to said second input of said amplifier, said control terminal of said switch coupled to the output of the flip flop; and a capacitor coupled between said second input and said output of said amplifier.
Claim 6
Dependent Claim 116 words
The circuit according to claim 1 wherein said second voltage modifying circuit includes: an amplifier having first and second inputs and an output, said first input of said amplifier coupled to receive the second voltage, said output of said amplifier coupled to the other input of the second comparator; a switch having first and second terminals and a control terminal, said first terminal of said switch coupled to the interconnection of the RC network, said second terminal of said switch coupled to said second input of said amplifier, said control terminal of said switch coupled to the output of the flip flop; and a capacitor coupled between said second input and said output of said amplifier.
Claim 7
Dependent Claim 263 words
A circuit for generating an oscillatory signal of a predetermined frequency across a series resistor-capacitor (RC) network by ensuring that the oscillatory signal accurately oscillates between first and second voltages generated from a first supply voltage source where the frequency of oscillation is determined by the time constant of the RC network, comprising: first and second comparators each having first and second inputs and an output, said first inputs of each of said comparators coupled to the interconnection of the RC network; a flip flop having first and second inputs respectively coupled to said outputs of said first and second comparators, said flip flop having an output coupled to the RC network; first voltage modifying means for receiving said first voltage and for applying a modified version of the first voltage to said second input of said first comparator, said modified version of the first voltage being equal to the first voltage adjusted by the voltage difference between the first voltage and the voltage of the oscillatory signal at the time of switching of the flip flop from a first logic level to a second logic level; and second voltage modifying means for receiving said second voltage and for applying a modified version of the second voltage to said second input of said second comparator, said modified version of the second voltage being equal to the second voltage adjusted by the voltage difference between the second voltage and the voltage of the oscillatory signal at the time of switching of the flip flop from said second logic level to said first logic level.
Claim 8
Dependent Claim 263 words
A circuit for generating an oscillatory signal of a predetermined frequency across a series resistor-capacitor (RC) network by ensuring that the oscillatory signal accurately oscillates between first and second voltages generated from a first supply voltage source where the frequency of oscillation is determined by the time constant of the RC network, comprising: first and second comparators each having first and second inputs and an output, said first inputs of each of said comparators coupled to the interconnection of the RC network; a flip flop having first and second inputs respectively coupled to said outputs of said first and second comparators, said flip flop having an output coupled to the RC network; first voltage modifying means for receiving said first voltage and for applying a modified version of the first voltage to said second input of said first comparator, said modified version of the first voltage being equal to the first voltage adjusted by the voltage difference between the first voltage and the voltage of the oscillatory signal at the time of switching of the flip flop from a first logic level to a second logic level; and second voltage modifying means for receiving said second voltage and for applying a modified version of the second voltage to said second input of said second comparator, said modified version of the second voltage being equal to the second voltage adjusted by the voltage difference between the second voltage and the voltage of the oscillatory signal at the time of switching of the flip flop from said second logic level to said first logic level.
Claim 9
Dependent Claim 65 words
The circuit according to claim 6 wherein said first voltage modifying means includes means for sampling the oscillatory signal upon switching of the flip flop from said first logic level to said second logic level, and wherein said second voltage modifying means includes means for sampling the oscillatory signal upon switching of the flip flop from said second logic level to said first logic level.
Claim 10
Independent Claim 281 words
A method for controlling a circuit for generating an oscillatory signal of a predetermined frequency across a series resistor-capacitor (RC) network by ensuring that the oscillatory signal accurately oscillates between first and second voltages which are generated from a first supply voltage and where the frequency of oscillation is determined by the time constant of the RC network, the circuit including first and second comparators and a flip flop configured such that the outputs of the first and second comparators are respectively coupled to first and second inputs of the flip flop, each comparator having one input coupled for receiving the oscillatory signal appearing across the capacitor, the output of the flip flop coupled to the resistor of the series RC network, the method comprising the steps of; sampling the voltage of the oscillatory signal when the flip flop switches from a first logic state to a second logic state; generating a modified first voltage equal to the first voltage adjusted by the difference between the first voltage and said sampled voltage of the oscillatory signal when the flip flop switches from said first logic state to said second logic state; applying said modified first voltage to the other input of the first comparator; sampling the voltage of the oscillatory signal when the flip flop switches from said second logic state to said first logic state; generating a modified second voltage equal to the second voltage adjusted by the difference between the second voltage and said sampled voltage of the oscillatory signal when the flip flop switches from said second logic state to said first logic state; and applying said modified second voltage to the other input of the second comparator.
Claim 11
Independent Claim 281 words
A method for controlling a circuit for generating an oscillatory signal of a predetermined frequency across a series resistor-capacitor (RC) network by ensuring that the oscillatory signal accurately oscillates between first and second voltages which are generated from a first supply voltage and where the frequency of oscillation is determined by the time constant of the RC network, the circuit including first and second comparators and a flip flop configured such that the outputs of the first and second comparators are respectively coupled to first and second inputs of the flip flop, each comparator having one input coupled for receiving the oscillatory signal appearing across the capacitor, the output of the flip flop coupled to the resistor of the series RC network, the method comprising the steps of; sampling the voltage of the oscillatory signal when the flip flop switches from a first logic state to a second logic state; generating a modified first voltage equal to the first voltage adjusted by the difference between the first voltage and said sampled voltage of the oscillatory signal when the flip flop switches from said first logic state to said second logic state; applying said modified first voltage to the other input of the first comparator; sampling the voltage of the oscillatory signal when the flip flop switches from said second logic state to said first logic state; generating a modified second voltage equal to the second voltage adjusted by the difference between the second voltage and said sampled voltage of the oscillatory signal when the flip flop switches from said second logic state to said first logic state; and applying said modified second voltage to the other input of the second comparator.
Claim 12
Dependent Claim 193 words
A circuit for generating an oscillatory signal of a predetermined frequency across a series resistor-capacitor (RC) network by ensuring that the oscillatory signal accurately oscillates between first and second voltages generated from a first supply voltage source where the frequency of oscillation is determined by the time constant of the RC network, comprising: means for discharging a voltage across the capacitor commencing when the voltage of the oscillatory signal exceeds a first threshold voltage and for charging said voltage across the capacitor commencing when the voltage of the oscillatory signal falls below a second threshold voltage; means for obtaining a first sampled voltage of the oscillatory signal upon the commencement of discharging of the voltage across the capacitor; means for adjusting said first threshold voltage to be the first voltage modified by the voltage difference between the first voltage and said first sampled voltage; means for obtaining a second sampled voltage of the oscillatory signal upon the commencement of charging of the voltage across the capacitor; and means for adjusting said second threshold voltage to be the second voltage modified by the voltage difference between the second voltage and said second sampled voltage.
Claim 13
Dependent Claim 193 words
A circuit for generating an oscillatory signal of a predetermined frequency across a series resistor-capacitor (RC) network by ensuring that the oscillatory signal accurately oscillates between first and second voltages generated from a first supply voltage source where the frequency of oscillation is determined by the time constant of the RC network, comprising: means for discharging a voltage across the capacitor commencing when the voltage of the oscillatory signal exceeds a first threshold voltage and for charging said voltage across the capacitor commencing when the voltage of the oscillatory signal falls below a second threshold voltage; means for obtaining a first sampled voltage of the oscillatory signal upon the commencement of discharging of the voltage across the capacitor; means for adjusting said first threshold voltage to be the first voltage modified by the voltage difference between the first voltage and said first sampled voltage; means for obtaining a second sampled voltage of the oscillatory signal upon the commencement of charging of the voltage across the capacitor; and means for adjusting said second threshold voltage to be the second voltage modified by the voltage difference between the second voltage and said second sampled voltage.
Claim 14
Dependent Claim 21 words
The circuit according to claim 9 wherein said means for adjusting said first and second threshold voltages each include an amplifier.
Claim 15
Dependent Claim 280 words
A microcontroller fabricated on a semiconductor chip to execute programs and instructions and to generate control signals as a result of execution by the microcontroller of programs and instructions for selectively controlling an external controllable system, the microcontroller including processor means for executing instructions, program memory means for storing programs to be executed by the microcontroller and data memory means for storing data, the microcontroller further including: clock means for providing a clock signal for precise timing and counting within the microcontroller, said clock means including a circuit for generating an oscillatory signal of a predetermined frequency across a series resistor-capacitor (RC) network by ensuring that the oscillatory signal accurately oscillates between first and second voltages generated from a first supply voltage source, the frequency of oscillation is determined by the time constant of the RC network, said circuit including: means for discharging a voltage across the capacitor commencing when the voltage of the oscillatory signal exceeds a first threshold voltage and for charging said voltage across the capacitor commencing when the voltage of the oscillatory signal falls below a second threshold voltage; means for obtaining a first sampled voltage of the oscillatory signal upon the commencement of discharging of the voltage across the capacitor; means for adjusting said first threshold voltage to be the first voltage reduced by the voltage difference between the first voltage and said first sampled voltage; means for obtaining a second sampled voltage of the oscillatory signal upon the commencement of charging of the voltage across the capacitor; and means for adjusting said second threshold voltage to be the second voltage increased by the voltage difference between the second voltage and said second sampled voltage.
Claim 16
Dependent Claim 280 words
A microcontroller fabricated on a semiconductor chip to execute programs and instructions and to generate control signals as a result of execution by the microcontroller of programs and instructions for selectively controlling an external controllable system, the microcontroller including processor means for executing instructions, program memory means for storing programs to be executed by the microcontroller and data memory means for storing data, the microcontroller further including: clock means for providing a clock signal for precise timing and counting within the microcontroller, said clock means including a circuit for generating an oscillatory signal of a predetermined frequency across a series resistor-capacitor (RC) network by ensuring that the oscillatory signal accurately oscillates between first and second voltages generated from a first supply voltage source, the frequency of oscillation is determined by the time constant of the RC network, said circuit including: means for discharging a voltage across the capacitor commencing when the voltage of the oscillatory signal exceeds a first threshold voltage and for charging said voltage across the capacitor commencing when the voltage of the oscillatory signal falls below a second threshold voltage; means for obtaining a first sampled voltage of the oscillatory signal upon the commencement of discharging of the voltage across the capacitor; means for adjusting said first threshold voltage to be the first voltage reduced by the voltage difference between the first voltage and said first sampled voltage; means for obtaining a second sampled voltage of the oscillatory signal upon the commencement of charging of the voltage across the capacitor; and means for adjusting said second threshold voltage to be the second voltage increased by the voltage difference between the second voltage and said second sampled voltage.

References Cited (Backward Citations)

US4122241A Cited
US4407588A Cited
US4590444A Cited
US4983931A Cited
US5036300A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-10-15 2000-04-15 2000-10-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-10-15 2004-04-15 2004-10-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-10-15 2008-04-15 2008-10-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag