Patent US5832489A successfully refreshed from Google Patents.
Patent US4370177A successfully refreshed from Google Patents.
Patent US5565700A successfully refreshed from Google Patents.
US5565700A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Surface counter doped N-LDD for high carrier reliability
Assignee: United Microelectronics Corp
•
Filing: 1995-04-20
•
Granted: 1996-10-15
•
Expires: 2015-04-20
Abstract
Abstract A new surface counter-doped lightly doped source and drain integrated circuit field effect transistor device is described. A gate silicon oxide layer is formed on the silicon substrate. A layer of polysilicon is deposited over the gate silicon oxide layer and etched to form a gate electrode structure. A first ion implantation is performed at a tilt angle to form lightly doped drain regions in the semiconductor substrate wherein the lightly doped drain regions are partially overlapped by the gate electrode structure. A second ion implantation is performed at a larger tilt angle and lower energy than the first ion implantation wherein the second ion implantation counter-dopes the surface of the lightly doped drain regions to form a very lightly doped drain layer thus making the lightly doped drain regions buried regions. A thin layer of silicon oxide is deposited over the surface of the polysilicon gate electrode structure and is anisotropically etched to form ultra thin spacers on the sidewalls of the polysilicon gate electrode structure. A third ion implantation is performed with no tilt angle to complete formation of the lightly doped drain regions. A glasseous layer is deposited over all surfaces of the substrate and flowed followed by metallization and passivation to complete manufacture of the integrated circuit.
Inventors
- 👤 Jih W. Chou
- 👤 Joe Ko
- 👤 Chun Y. Chang
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 10:59
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10D30/60; H10D30/601; H10D30/605; H10P; H10P30/00; H10P30/20; H10P30/222
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
127 words
The MOS field effect transistor device comprising: a gate electrode on the surface of a semiconductor substrate; ultra thin silicon oxide spacers on the sidewalls of said gate electrode; buried N- lightly doped source and drain regions within said semiconductor substrate underlying the edges of said gate electrode; N-- very lightly doped source and drain regions within said semiconductor substrate underlying the edges of said gate electrode and directly overlying said N- lightly doped source and drain regions wherein said N-- very lightly doped source and drain region appear nowhere else within said semiconductor substrate; and N+ heavily doped source and drain regions within said semiconductor substrate adjacent to said N- lightly doped source and drain regions and said N-- very lightly doped source and drain regions.
Claim 2
Dependent Claim
127 words
The MOS field effect transistor device comprising: a gate electrode on the surface of a semiconductor substrate; ultra thin silicon oxide spacers on the sidewalls of said gate electrode; buried N- lightly doped source and drain regions within said semiconductor substrate underlying the edges of said gate electrode; N-- very lightly doped source and drain regions within said semiconductor substrate underlying the edges of said gate electrode and directly overlying said N- lightly doped source and drain regions wherein said N-- very lightly doped source and drain region appear nowhere else within said semiconductor substrate; and N+ heavily doped source and drain regions within said semiconductor substrate adjacent to said N- lightly doped source and drain regions and said N-- very lightly doped source and drain regions.
Claim 3
Dependent Claim
19 words
The device of claim 1 wherein the length of said gate electrode is between about 0.1 to 5 micrometers.
Claim 4
Dependent Claim
21 words
The device of claim 1 wherein each of said ultra thin spacers is between about 500 to 1500 Angstroms in width.
Claim 5
Dependent Claim
17 words
The device of claim 1 wherein said N+ heavily doped source and drain regions comprise Arsenic ions.
Claim 6
Dependent Claim
30 words
The device of claim 1 wherein said N- lightly doped source and drain regions comprise phosphorus ions with a peak surface concentration of about 2 E 18 atoms/cm 3 .
Claim 7
Dependent Claim
37 words
The device of claim 1 wherein said N-- very lightly doped source and drain regions comprise BF 2 ions with a peak surface concentration of between about 7 E 17 to 1.5 E 18 atoms/cm 3 .
Claim 8
Dependent Claim
50 words
The device of claim 1 wherein the maximum electric field of said transistor is located at the top surface of said N-- very lightly doped drain region close to the edge of said gate electrode and wherein the current path is separated from said maximum electric field of said transistor.
Claim 9
Dependent Claim
204 words
The MOS field effect transistor device comprising: a gate electrode on the surface of a semiconductor substrate, said gate electrode having a length of between about 0.1 to 5 micrometers; ultra thin silicon oxide spacers on the sidewalls of said gate electrode wherein each of said ultra thin oxide spacers has a width of between about 500 to 1500 Angstroms; buried N- lightly doped source and drain regions within said semiconductor substrate underlying the edges of said gate electrode; N-- very lightly doped source and drain regions within said semiconductor substrate underlying the edges of said gate electrode and directly overlying said N- lightly doped source and drain regions wherein said N-- very lightly doped source and drain regions appear nowhere else within said semiconductor substrate and wherein the maximum electric field of said transistor is located at the top surface of said N-- very lightly doped drain region close to the edge of said gate electrode and wherein the current path is separated from said maximum electric field of said transistor; and N+ heavily doped source and drain regions within said semiconductor substrate adjacent to said N- lightly doped source and drain regions and said N-- very lightly doped source and drain regions.
Claim 10
Dependent Claim
204 words
The MOS field effect transistor device comprising: a gate electrode on the surface of a semiconductor substrate, said gate electrode having a length of between about 0.1 to 5 micrometers; ultra thin silicon oxide spacers on the sidewalls of said gate electrode wherein each of said ultra thin oxide spacers has a width of between about 500 to 1500 Angstroms; buried N- lightly doped source and drain regions within said semiconductor substrate underlying the edges of said gate electrode; N-- very lightly doped source and drain regions within said semiconductor substrate underlying the edges of said gate electrode and directly overlying said N- lightly doped source and drain regions wherein said N-- very lightly doped source and drain regions appear nowhere else within said semiconductor substrate and wherein the maximum electric field of said transistor is located at the top surface of said N-- very lightly doped drain region close to the edge of said gate electrode and wherein the current path is separated from said maximum electric field of said transistor; and N+ heavily doped source and drain regions within said semiconductor substrate adjacent to said N- lightly doped source and drain regions and said N-- very lightly doped source and drain regions.
Claim 11
Dependent Claim
17 words
The device of claim 8 wherein said N+ heavily doped source and drain regions comprise Arsenic ions.
Claim 12
Dependent Claim
30 words
The device of claim 8 wherein said N- lightly doped source and drain regions comprise phosphorus ions with a peak surface concentration of about 2 E 18 atoms/cm 3 .
Claim 13
Dependent Claim
37 words
The device of claim 8 wherein said N-- very lightly doped source and drain regions comprise BF 2 ions with a peak surface concentration of between about 7 E 17 to 1.5 E 18 atoms/cm 3 .
References Cited (Backward Citations)
US4771012A
Cited
US4894694A
Cited
US5073514A
Cited
US5147811A
Cited
US5158901A
Cited
US5362982A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-10-15 | 2000-04-15 | 2000-10-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-10-15 | 2004-04-15 | 2004-10-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-10-15 | 2008-04-15 | 2008-10-15 | $7700.00 | Window Closed / Lapsed |