← Back to Patent Explorer
US5562837A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for connecting electronic circuits in a multi-chip module having a co-fired substrate and multi-chip module obtained thereby

Assignee: Matra Marconi Space France SA
•
Filing: 1995-02-08
•
Granted: 1996-10-08
•
Expires: 2015-02-08
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The multi-chip module comprises a co-fired substrate, and, on at least ont face of the substrate, a set of superimposed ceramic insulating layers, fired at a temperature substantially smaller than the firing temperature of the substrate. Conducting interconnection lines are formed in thick layers deposited between said ceramic insulating layers. Electronic components are mounted at the surface of the set of ceramic layers.

Inventors

  • 👤 Jacques de Givry

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 20:30
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/01; H10W70/05; H10W70/098; H10W70/60; H10W70/611; H10W90/00; H10W90/401; H10W72/00; H10W72/50; H10W72/541; H10W72/5445; H10W90/701; H10W90/751; H10W90/754

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 113 words
A method for connecting electronic circuits in a multi-chip module, comprising the steps of: providing a high temperature co-fired substrate; forming on at least one face of the substrate a stack of ceramic insulating layers and conducting layers, the layers of the stack being fired separately at a temperature substantially smaller than the firing temperature of the substrate; and arranging circuits to be connected at the surface of said stack, wherein each conducting layer of the stack is obtained by the following steps; screen printing a layer of conducting ink on the whole underlying insulating layer; firing the conducting ink layer; and selectively etching the fired conducting ink layer to form interconnection lines.
Claim 2
Independent Claim 113 words
A method for connecting electronic circuits in a multi-chip module, comprising the steps of: providing a high temperature co-fired substrate; forming on at least one face of the substrate a stack of ceramic insulating layers and conducting layers, the layers of the stack being fired separately at a temperature substantially smaller than the firing temperature of the substrate; and arranging circuits to be connected at the surface of said stack, wherein each conducting layer of the stack is obtained by the following steps; screen printing a layer of conducting ink on the whole underlying insulating layer; firing the conducting ink layer; and selectively etching the fired conducting ink layer to form interconnection lines.
Claim 3
Dependent Claim 30 words
A method according to claim 1, wherein the firing temperature of the individual layers of the stack is at least 450° C. lower than the firing temperature of the substrate.
Claim 4
Dependent Claim 24 words
A method according to claim 1, wherein via holes are formed in each insulating layer of the stack by means of an excimer laser.
Claim 5
Dependent Claim 23 words
A method according to claim 1 comprising arranging stacks of ceramic insulating layers and conducting layers on both faces of the co-fired substrate.
Claim 6
Dependent Claim 43 words
A method according to claim 1 further comprising the steps of: brazing a metallic frame on the co-fired substrate around the stack of ceramic insulating layers and conducting lines; and soldering or brazing a metallic cover on said frame to seal the module.
Claim 7
Dependent Claim 21 words
A method according to claim 1 comprising coating the stack of ceramic insulating layers and conducting lines by a protecting gel.
Claim 8
Dependent Claim 20 words
A method according to claim 1 wherein the width of the conducting interconnection lines is between 5 and 50 μm.
Claim 9
Dependent Claim 20 words
A method according to claim 1 wherein the thickness of the conducting interconnection lines is between 3 and 12 μm.

References Cited (Backward Citations)

EP0016306A1 Cited
EP0331161A1 Cited
US5176772A Cited
EP0535711A2 Cited
US5378313A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-10-08 2000-04-08 2000-10-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-10-08 2004-04-08 2004-10-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-10-08 2008-04-08 2008-10-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag