US5559423A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Voltage regulator including a linear transconductance amplifier
Assignee: Nortel Networks Ltd
•
Filing: 1994-03-31
•
Granted: 1996-09-24
•
Expires: 2014-03-31
Abstract
Abstract A voltage regulator for an electronic circuit card includes a FET with a source supplied via an input LC filter with a voltage to be regulated, a drain for delivering a regulated output voltage via a current-sensing resistor and an output LC circuit, and a gate which is supplied with a current drive from a linear transconductance amplifier having a differential input responsive to the regulated output voltage relative to a reference voltage. The regulator provides large bandwidth low voltage drop regulation without requiring higher voltage supply for the gate of the FET. A current limiting circuit reduces the current drive in response to excessive current through the current-sensing resistor, and a turn-on control circuit reduces the current drive to provide a controlled turn-on for hot insertion of the card into electronic equipment.
Inventors
- 👤 Stephen G. Harman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 22:26
CPC Classifications
G; G05; G05F; G05F1/00; G05F1/10; G05F1/46; G05F1/56; G05F1/565
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
102 words
A voltage regulator comprising a FET having a source coupled to an input terminal for a voltage to be regulated, a drain coupled to an output terminal for a regulated output voltage, and a gate, a linear transconductance amplifier responsive to the output voltage for supplying a current drive to the gate of the FET, a current-sensing resistor in series with the source-drain path of the FET between the input and output terminals, and a current limiting circuit responsive to an excessive current flow through the current-sensing resistor for reducing current drive from the transconductance amplifier to the gate of the FET.
Claim 2
Dependent Claim
102 words
A voltage regulator comprising a FET having a source coupled to an input terminal for a voltage to be regulated, a drain coupled to an output terminal for a regulated output voltage, and a gate, a linear transconductance amplifier responsive to the output voltage for supplying a current drive to the gate of the FET, a current-sensing resistor in series with the source-drain path of the FET between the input and output terminals, and a current limiting circuit responsive to an excessive current flow through the current-sensing resistor for reducing current drive from the transconductance amplifier to the gate of the FET.
Claim 3
Dependent Claim
39 words
A voltage regulator as claimed in claim 1 and including a potential divider coupled to the output terminal, wherein the transconductance amplifier has differential inputs coupled to a tapping point of the potential divider and to a reference voltage.
Claim 4
Dependent Claim
37 words
A voltage regulator as claimed in claim 1 and including an inductor, via which the source of the FET is coupled to the input terminal, and a capacitor coupled between the source of the FET and ground.
Claim 5
Dependent Claim
35 words
A voltage regulator as claimed in claim 1 and including an inductor, via which the drain of the FET is coupled to the output terminal, and a capacitor coupled between the output terminal and ground.
Claim 6
Dependent Claim
38 words
A voltage regulator as claimed in claim 1 and including a turn-on control circuit responsive to initial supply of voltage to the input terminal for reducing current drive from the transconductance amplifier to the gate of the FET.
Claim 7
Dependent Claim
112 words
A voltage regulator comprising: an input terminal for receiving an input voltage to be regulated; an output terminal for delivering a regulated output voltage; a current-sensing resistor; a FET having a source coupled to the input terminal, a drain coupled via the current-sensing resistor to the output terminal, and a gate; a linear transconductance amplifier having differential input terminals responsive to the output voltage and a reference voltage and an output coupled to the gate of the FET for supplying current thereto; and a current limiting circuit responsive to an excessive current flow through the current-sensing resistor for reducing current drive from the linear transconductance amplifier to the gate of the FET.
Claim 8
Dependent Claim
112 words
A voltage regulator comprising: an input terminal for receiving an input voltage to be regulated; an output terminal for delivering a regulated output voltage; a current-sensing resistor; a FET having a source coupled to the input terminal, a drain coupled via the current-sensing resistor to the output terminal, and a gate; a linear transconductance amplifier having differential input terminals responsive to the output voltage and a reference voltage and an output coupled to the gate of the FET for supplying current thereto; and a current limiting circuit responsive to an excessive current flow through the current-sensing resistor for reducing current drive from the linear transconductance amplifier to the gate of the FET.
Claim 9
Dependent Claim
35 words
A voltage regulator as claimed in claim 6 and including an input low-pass filter comprising a series inductor, via which the source of the FET is coupled to the input terminal, and a shunt capacitor.
Claim 10
Dependent Claim
35 words
A voltage regulator as claimed in claim 7 and including an output low-pass filter comprising a series inductor, via which the drain of the FET is coupled to the output terminal, and a shunt capacitor.
Claim 11
Dependent Claim
28 words
A voltage regulator as claimed in claim 8 wherein the inductor of the output low-pass filter has a greater inductance than the inductor of the input low-pass filter.
Claim 12
Dependent Claim
38 words
A voltage regulator as claimed in claim 7 and including a turn-on control circuit responsive to initial supply of voltage to the input terminal for reducing current drive from the transconductance amplifier to the gate of the FET.
Claim 13
Dependent Claim
48 words
A voltage regulator as claimed in claim 6 and including a potential divider coupled to the output terminal, wherein the differential inputs of the transconductance amplifier comprise a non-inverting input coupled to a tapping point of the potential divider and an inverting input coupled to a reference voltage.
Claim 14
Dependent Claim
126 words
An electronic circuit card including two voltage regulators arranged to supply respectively positive and negative regulated voltages to electronic circuits on the circuit card, each voltage regulator comprising a FET having a source coupled to an input terminal for a voltage to be regulated, a drain coupled to an output terminal for a regulated output voltage, and a gate, a linear transconductance amplifier responsive to the output voltage for supplying a current drive to the gate of the FET, a current-sensing resistor in series with the source-drain path of the FET between the input and output terminals, and a current limiting circuit responsive to an excessive current flow through the current-sensing resistor for reducing current drive from the transconductance amplifier to the gate of the FET.
Claim 15
Dependent Claim
126 words
An electronic circuit card including two voltage regulators arranged to supply respectively positive and negative regulated voltages to electronic circuits on the circuit card, each voltage regulator comprising a FET having a source coupled to an input terminal for a voltage to be regulated, a drain coupled to an output terminal for a regulated output voltage, and a gate, a linear transconductance amplifier responsive to the output voltage for supplying a current drive to the gate of the FET, a current-sensing resistor in series with the source-drain path of the FET between the input and output terminals, and a current limiting circuit responsive to an excessive current flow through the current-sensing resistor for reducing current drive from the transconductance amplifier to the gate of the FET.
Claim 16
Dependent Claim
136 words
An electronic circuit card including two voltage regulators arranged to supply respectively positive and negative regulated voltages to electronic circuits on the circuit card, each voltage regulator comprising: an input terminal for receiving an input voltage to be regulated; an output terminal for delivering a regulated output voltage; a current-sensing resistor; a FET having a source coupled to the input terminal, a drain coupled via the current-sensing resistor to the output terminal, and a gate; a linear transconductance amplifier having differential input terminals responsive to the output voltage and a reference voltage and an output coupled to the gate of the FET for supplying current thereto; and a current limiting circuit responsive to an excessive current flow through the current-sensing resistor for reducing current drive from the linear transconductance amplifier to the gate of the FET.
Claim 17
Dependent Claim
136 words
An electronic circuit card including two voltage regulators arranged to supply respectively positive and negative regulated voltages to electronic circuits on the circuit card, each voltage regulator comprising: an input terminal for receiving an input voltage to be regulated; an output terminal for delivering a regulated output voltage; a current-sensing resistor; a FET having a source coupled to the input terminal, a drain coupled via the current-sensing resistor to the output terminal, and a gate; a linear transconductance amplifier having differential input terminals responsive to the output voltage and a reference voltage and an output coupled to the gate of the FET for supplying current thereto; and a current limiting circuit responsive to an excessive current flow through the current-sensing resistor for reducing current drive from the linear transconductance amplifier to the gate of the FET.
References Cited (Backward Citations)
US4358728A
Cited
GB2140996A
Cited
US4618813A
Cited
GB2182788A
Cited
US4733159A
Cited
EP0274951A1
Cited
US4727261A
Cited
US4786822A
Cited
US4980576A
Cited
US5043686A
Cited
US5038266A
Cited
US5051613A
Cited
US5051613B1
Cited
US5103157A
Cited
US5212456A
Cited
US5191278A
Cited
US5424932A
Cited
US5412309A
Cited
US5373255A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-09-24 | 2000-03-25 | 2000-09-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-09-24 | 2004-03-25 | 2004-09-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-09-24 | 2008-03-25 | 2008-09-24 | $7700.00 | Window Closed / Lapsed |