US4618813A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High efficiency series regulator
Assignee: RTX Corp
•
Filing: 1985-03-04
•
Granted: 1986-10-21
•
Expires: 2005-03-04
Abstract
Abstract A three-terminal series regulator achieves high efficiency by using an enhancement mode P-channel or N-channel FET for the series regulating element, respectively, for positive or negative voltage regulation thereby eliminating the need for a boost voltage and also minimizing the input-to-output voltage differential at high power levels. Short circuit protection is provided using output voltage and current foldback.
Inventors
- 👤 Richard V. Vesce
- 👤 John R. Torres
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 12:31
CPC Classifications
G; G05; G05F; G05F1/00; G05F1/10; G05F1/46; G05F1/56; G05F1/565; G05F1/569; G05F1/573; G05F1/5735; G05F1/577; G05F1/585
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
134 words
A three-terminal positive voltage series regulator, comprising: an enhancement mode P-Channel FET series regulating element, responsive at its source node to a positive input voltage source and responsive to a control signal at its gate node for providing a positive regulated output voltage at its drain node; a reference source, for providing a regulated reference voltage signal; sensing means, responsive to said regulated output voltage for providing a sensed voltage signal indicative of the present magnitude of said regulated output voltage; and error sensing means, responsive to said reference voltage signal and to said channel voltage signal fro comparing the magnitude of said sensed voltage signal to the magnitude of said reference voltage signal and providing said control signal for regulating said sensed voltage signal at the same magnitude as said reference voltage signal.
Claim 2
Dependent Claim
134 words
A three-terminal positive voltage series regulator, comprising: an enhancement mode P-Channel FET series regulating element, responsive at its source node to a positive input voltage source and responsive to a control signal at its gate node for providing a positive regulated output voltage at its drain node; a reference source, for providing a regulated reference voltage signal; sensing means, responsive to said regulated output voltage for providing a sensed voltage signal indicative of the present magnitude of said regulated output voltage; and error sensing means, responsive to said reference voltage signal and to said channel voltage signal fro comparing the magnitude of said sensed voltage signal to the magnitude of said reference voltage signal and providing said control signal for regulating said sensed voltage signal at the same magnitude as said reference voltage signal.
Claim 3
Dependent Claim
104 words
The regulator of claim 1, further comprising: output current sensing means, responsive to output current of said series regulating element for providing a sensed current signal having a magnitude indicative of the magnitude of said output current; overload detector means, responsive to said sensed current signal fro comparing said sensed current signal to a reference signal for providing a foldback enable signal in the presence of a sensed current signal greater than said reference signal, and foldback enable means, responsive to said foldback enable signal for changing the level of said precisely regulated reference source to reduce said output current to a negligible magnitude.
Claim 4
Dependent Claim
134 words
A three-terminal negative voltage series regulator, comprising: an enhancement mode N-channel FET series regulating element, responsive at its source node to a negative input voltage source and responsive to a control signal at its gate node for providing a negative regulated output voltage at its drain node; a reference source, for providing a regulated reference voltage signal; sensing means, responsive to said regulated output voltage for providing a sensed voltage signal indicative of the present magnitude of said regulated output voltage; and error sensing means, responsive to said reference voltage signal and to said sensed voltage signal for comparing the magnitude of said sensed voltage signal to the magnitude of said reference voltage signal and providing said control signal for regulating said sensed voltage signal at the same magnitude as said reference voltage signal.
Claim 5
Dependent Claim
134 words
A three-terminal negative voltage series regulator, comprising: an enhancement mode N-channel FET series regulating element, responsive at its source node to a negative input voltage source and responsive to a control signal at its gate node for providing a negative regulated output voltage at its drain node; a reference source, for providing a regulated reference voltage signal; sensing means, responsive to said regulated output voltage for providing a sensed voltage signal indicative of the present magnitude of said regulated output voltage; and error sensing means, responsive to said reference voltage signal and to said sensed voltage signal for comparing the magnitude of said sensed voltage signal to the magnitude of said reference voltage signal and providing said control signal for regulating said sensed voltage signal at the same magnitude as said reference voltage signal.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-10-20 | 1990-04-21 | 1990-10-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-10-20 | 1994-04-21 | 1994-10-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-10-20 | 1998-04-21 | 1998-10-21 | $7700.00 | Window Closed / Lapsed |