US5554946A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Timing signal generator
Assignee: International Business Machines Corp
•
Filing: 1994-04-08
•
Granted: 1996-09-10
•
Expires: 2014-04-08
Abstract
Abstract A programmable, timing signal generator propagates a digital wave along a delay chain comprised of series connected inverters that has sufficient stages that the edge of the wave will not propagate to the end during one system clock cycle time. The delay chain is sampled once each clock cycle, and the point to which the wave has progressed is encoded. Programmable, fine leading and fine trailing edge registers store, as a fraction of the clock cycle time, the desired locations of the timing signal leading and trailing edge relative to the clock edges.
Inventors
- 👤 Brian W. Curran
- 👤 Rafael Blanco
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 13:41
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/22; G11C7/10; G11C7/1072; H; H03; H03K; H03K5/00; H03K5/13; H03K5/131; H03K5/133
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
185 words
A method for generating a timing signal with leading and trailing edges located independently with respect to one another and to an external synchronizing clock signal, the method comprising the steps of: propagating a digital wave signal synchronized with said external synchronizing clock signal along a multi-stage digital delay chain whose propagation speed is a function of temperature and manufacturing tolerance build up; determining a stage to which an edge of said digital wave signal propagates in one clock cycle; multiplying a value assigned to said stage to which an edge of said digital wave signal propagates in one clock cycle with a fine edge value that specifies a desired location of an edge of said timing signal with respect to said external synchronizing clock signal; selecting a stage of multi-stage digital delay chain, based on said multiplication step, where an edge of said digital wave signal is delayed with respect to an edge of said external synchronizing clock signal by an amount equal to said fine edge value; and constructing said timing signal with an input from a stage selected in said selecting step.
Claim 2
Independent Claim
185 words
A method for generating a timing signal with leading and trailing edges located independently with respect to one another and to an external synchronizing clock signal, the method comprising the steps of: propagating a digital wave signal synchronized with said external synchronizing clock signal along a multi-stage digital delay chain whose propagation speed is a function of temperature and manufacturing tolerance build up; determining a stage to which an edge of said digital wave signal propagates in one clock cycle; multiplying a value assigned to said stage to which an edge of said digital wave signal propagates in one clock cycle with a fine edge value that specifies a desired location of an edge of said timing signal with respect to said external synchronizing clock signal; selecting a stage of multi-stage digital delay chain, based on said multiplication step, where an edge of said digital wave signal is delayed with respect to an edge of said external synchronizing clock signal by an amount equal to said fine edge value; and constructing said timing signal with an input from a stage selected in said selecting step.
Claim 3
Dependent Claim
56 words
A method for generating a timing signal with leading and trailing edges located independently with respect to one another and to an external synchronizing clock signal as in claim 1, including the further step of selectively converting a rising edge of said timing signal to a falling edge and a falling edge to a rising edge.
References Cited (Backward Citations)
US4063308A
Cited
US4468624A
Cited
US4494021A
Cited
US4496861A
Cited
US4568841A
Cited
US4516861A
Cited
US4677499A
Cited
US4626716A
Cited
US4675546A
Cited
JPS63137339A
Cited
US4809221A
Cited
US4785428A
Cited
US4864160A
Cited
US4908842A
Cited
JPH02241220A
Cited
JPH0399354A
Cited
US5049766A
Cited
US5237224A
Cited
US5252977A
Cited
US5246636A
Cited
US5313501A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-09-10 | 2000-03-11 | 2000-09-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-09-10 | 2004-03-11 | 2004-09-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-09-10 | 2008-03-11 | 2008-09-10 | $7700.00 | Window Closed / Lapsed |