Patent US5554256A successfully refreshed from Google Patents.
US5554256A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of manufacturing a semiconductor device having a semiconductor body with field insulation regions formed by grooves filled with insulating material
Assignee: NXP BV
•
Filing: 1994-09-22
•
Granted: 1996-09-10
•
Expires: 2014-09-22
Abstract
Abstract A method of manufacturing a semiconductor device comprising a semiconductor body (1) with field insulation regions (14) formed by grooves (10; 24) filled with an insulating material (13) is disclosed. The grooves (10; 24) are etched into the semiconductor body (1) with the use of an etching mask (9) formed on an auxiliary layer (6) provided on a surface (5) of the semiconductor body (1). The auxiliary layer (6) is removed from the portion (11) of the surface (5) situated next to the etching mask (9) before the grooves (10; 24) are etched into the semiconductor body (1), and the auxiliary layer (6) is removed from the edge (12) of the surface (5) situated below the etching mask (9) after the grooves (10; 24) have been etched into the semiconductor body. Furthermore, a layer (13) of the insulating material is deposited on the semiconductor body (1), whereby the grooves (10; 24) are filled and the edge (12) of the surface (5) situated below the etching mask (9) is covered. Then the semiconductor body is subjected to a treatment whereby material is taken off parallel to the surface (5) down to the auxiliary layer (6), and finally the remaining portion of the auxiliary layer (6) is removed. Field insulation regions are thus formed which extend over an edge (12) of the active regions (15) surrounded by the field insulation regions (14) with a strip (18) which has no overhanging edge.
Inventors
- 👤 Armand Pruijmboom
- 👤 Ronald Koster
- 👤 Cornelis E. Timmering
- 👤 Ronald Dekker
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 17:32
CPC Classifications
H; H10; H10P; H10P50/00; H10P50/69; H10P50/691; H10P52/00; H10P52/40; H10P52/402; H10W; H10W10/00; H10W10/01
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
192 words
A method of manufacturing a semiconductor device having a semiconductor body with field insulation regions formed by grooves filled with insulating material, comprising the steps of etching the grooves into the semiconductor body with the use of an etching mask formed on an auxiliary layer provided on a surface of the semiconductor body, removing the auxiliary layer from the portion of the surface situated next to the etching mask and from an edge of the surface situated below the etching mask, and depositing a layer of the insulating material on the semiconductor body, whereby the grooves are filled and the edge of the surface situated below the etching mask is covered, and then treating the semiconductor body to remove material parallel to the surface down to said auxiliary layer and then removing the remaining portion of the auxiliary layer, the auxiliary layer being removed from the portion of the surface situated next to the etching mask before the grooves are etched into the semiconductor body, and the auxiliary layer being removed from the edge of the surface situated below the etching mask after the grooves have been etched into the semiconductor body.
Claim 2
Independent Claim
192 words
A method of manufacturing a semiconductor device having a semiconductor body with field insulation regions formed by grooves filled with insulating material, comprising the steps of etching the grooves into the semiconductor body with the use of an etching mask formed on an auxiliary layer provided on a surface of the semiconductor body, removing the auxiliary layer from the portion of the surface situated next to the etching mask and from an edge of the surface situated below the etching mask, and depositing a layer of the insulating material on the semiconductor body, whereby the grooves are filled and the edge of the surface situated below the etching mask is covered, and then treating the semiconductor body to remove material parallel to the surface down to said auxiliary layer and then removing the remaining portion of the auxiliary layer, the auxiliary layer being removed from the portion of the surface situated next to the etching mask before the grooves are etched into the semiconductor body, and the auxiliary layer being removed from the edge of the surface situated below the etching mask after the grooves have been etched into the semiconductor body.
Claim 3
Dependent Claim
55 words
A method as claimed in claim 1, further comprising etching away the auxiliary layer anisotropically from the portion of the surface situated next to the etching mask, subsequently etching the grooves anisotropically into the semiconductor body, and than etching away the auxiliary layer isotropically from the edge of the surface situated below the etching mask.
Claim 4
Dependent Claim
55 words
A method as claimed in claim 1, further comprising etching away the auxiliary layer anisotropically from the portion of the surface situated next to the etching mask, subsequently etching the grooves isotropically into the semiconductor body, and then etching away the auxiliary layer isotropically from the edge of the surface situated below the etching mask.
Claim 5
Dependent Claim
50 words
A method as claimed in claim 1, further comprising subjecting the semiconductor body to a chemical-mechanical polishing treatment after the deposition of the layer of insulating material, by which treatment the insulating material and the subjacent etching mask are taken off parallel to the surface down to said auxiliary layer.
Claim 6
Dependent Claim
37 words
A method as claimed in claim 1, further comprising providing the etching mask in a layer of silicon oxide which was deposited on an auxiliary layer of silicon nitride provided on a semiconductor body made of silicon.
Claim 7
Dependent Claim
50 words
A method as claimed in claim 2, further comprising subjecting the semiconductor body to a chemical-mechanical polishing treatment after the deposition of the layer of insulating material, by which treatment the insulating material and the subjacent etching mask are taken off parallel to the surface down to said auxiliary layer.
Claim 8
Dependent Claim
50 words
A method as claimed in claim 3, further comprising subjecting the semiconductor body to a chemical-mechanical polishing treatment after the deposition of the layer of insulating material, by which treatment the insulating material and the subjacent etching mask are taken off parallel to the surface down to said auxiliary layer.
Claim 9
Dependent Claim
37 words
A method as claimed in claim 2, further comprising providing the etching mask in a layer of silicon oxide which was deposited on an auxiliary layer of silicon nitride provided on a semiconductor body made of silicon.
Claim 10
Dependent Claim
37 words
A method as claimed in claim 3, further comprising providing the etching mask in a layer of silicon oxide which was deposited on an auxiliary layer of silicon nitride provided on a semiconductor body made of silicon.
Claim 11
Dependent Claim
37 words
A method as claimed in claim 4, further comprising providing the etching mask in a layer of silicon oxide which was deposited on an auxiliary layer of silicon nitride provided on a semiconductor body made of silicon.
References Cited (Backward Citations)
EP0166141A2
Cited
US4892614A
Cited
JPS6318504A
Cited
EP0542647A1
Cited
US5281550A
Cited
US5346862A
Cited
US5346584A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-09-10 | 2000-03-11 | 2000-09-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-09-10 | 2004-03-11 | 2004-09-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-09-10 | 2008-03-11 | 2008-09-10 | $7700.00 | Window Closed / Lapsed |