Patent US5552346A successfully refreshed from Google Patents.
US5552346A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Planarization and etch back process for semiconductor layers
Assignee: Taiwan Semiconductor Manufacturing Co TSMC Ltd
•
Filing: 1995-04-27
•
Granted: 1996-09-03
•
Expires: 2015-04-27
Abstract
Abstract An improved process for planarization of an integrated circuit structure having raised portions is provided. A conformal insulating layer is deposited over the structure. Next, a sacrificial dielectric layer is formed over the insulating layer. A planarization layer is formed over the dielectric layer. Then, parts of the planarization layer, dielectric layer, and insulating layer are etched to planarize said integrated circuit structure using an etch chemistry which provides for an uniform etch rate through all three layers. The sacrificial dielectric layer and the etch chemistry provide uniform etching by eliminating micro loading effects.
Inventors
- 👤 Yuan-Chang Huang
- 👤 Chin-Kun Wang
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 15:29
CPC Classifications
H; H10; H10P; H10P95/00; H10P95/06; H10P95/062
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
88 words
A method for planarization of an integrated circuit structure, said structure having metallurgy lines having a given thickness; the method which comprises; (a) depositing a silicon oxide insulating layer over said structure having a thickness greater than said thickness of said metallurgy lines; (b) forming a silicon nitride dielectric layer over said insulating layer; (c) forming a spin on glass planarization layer over said insulating layer and said dielectric layers; and (d) etching portions of said planarization layer, dielectric layer, and insulating layer to planarize said insulating layer.
Claim 2
Independent Claim
88 words
A method for planarization of an integrated circuit structure, said structure having metallurgy lines having a given thickness; the method which comprises; (a) depositing a silicon oxide insulating layer over said structure having a thickness greater than said thickness of said metallurgy lines; (b) forming a silicon nitride dielectric layer over said insulating layer; (c) forming a spin on glass planarization layer over said insulating layer and said dielectric layers; and (d) etching portions of said planarization layer, dielectric layer, and insulating layer to planarize said insulating layer.
Claim 3
Dependent Claim
27 words
The method of claim 1 wherein depositing said insulating layer comprises depositing said insulating layer composed of silicon oxide formed by an electron cyclotron resonance plasma deposition.
Claim 4
Dependent Claim
30 words
The method of claim 1 wherein said insulating layer is formed by an electron cyclotron resonance plasma deposition having a thickness in the range of about 14,000 to 20,000 Å.
Claim 5
Dependent Claim
32 words
The method of claim 1 wherein depositing said insulating layer comprises depositing said insulating layer of silicon oxide by decomposing tetraethylorthosilicate with Oxygen and Ozone at a temperature of about 400° C.
Claim 6
Dependent Claim
29 words
The method of claim 1 wherein the insulating layer is formed by decomposing tetraethylorthosilicate with Oxygen and Ozone having thickness in the range of about 7000 to 10,000 Å.
Claim 7
Dependent Claim
26 words
The method of claim 1 wherein forming said dielectric layer comprises forming said dielectric layer composed of silicon nitride using a low pressure chemical vapor deposition.
Claim 8
Dependent Claim
26 words
The method of claim 1 wherein forming said dielectric layer comprises forming said dielectric layer composed of silicon nitride using a plasma enhanced chemical vapor deposition.
Claim 9
Dependent Claim
21 words
The method of claim 1 wherein the dielectric layer has a thickness in the range of about 7000 to 9000 Å.
Claim 10
Dependent Claim
21 words
The method of claim 1 wherein the planarization layer has a thickness in the range of about 5000 to 6000 Å.
Claim 11
Dependent Claim
26 words
The method of claim 1 wherein said etching of said planarization layer, dielectric layer; and insulating layer is performed using SF 6 and Cl 2 gasses.
Claim 12
Dependent Claim
55 words
The method of claim 1 wherein the etching of said planarization layer, dielectric layer, and insulating layer is performed using SF 6 and Cl 2 gasses with a ratio in the range of about 1:40 to 1:5 whereby the etch rates of the planarization layer, dielectric layer and the conformal layer, are about the same.
Claim 13
Dependent Claim
95 words
The method of claim 1 wherein the etching of said planarization layer, dielectric layer, and insulating layer is performed using SF 6 and Cl 2 gasses with a two step etch, the first etch step having a SF 6 to Cl 2 ratio in the range of about 5:200 and stopping the etching after said planarization layer is removed; and the second step having a SF 6 to Cl 2 ratio in the range of about 10:200 whereby the etch rates of the planarization layer, dielectric layer and the insulating layer, are about the same.
Claim 14
Independent Claim
192 words
The method for planarization of an integrated circuit structure, said structure having metallurgy lines having a given thickness, the method which comprises; (a) depositing a insulating layer of stoichiometric silicon oxide over said structure; said insulating layer having a thickness greater than said thickness of said metallurgy lines; said insulating layer having a thickness in the range between about 15,000 to 17,000 Å; (b) forming a dielectric layer of silicon nitride over said insulating layer; said dielectric layer having a thickness in the range of between about 7000 to 9000 Å; (c) forming a planarization layer of spin on glass over said insulating layer; said planarization layer having a thickness between about 5000 to 6000 Å; and (d) etching parts of said planarization layer, dielectric layer, and insulating layer with a two step etch, the first etch step having a SF 6 to Cl 2 ratio of about 5:200; and stopping the etching after said planarization layer is removed; and the second step having a SF 6 to Cl 2 ratio of about 10:200; whereby the etch rates of the planarization layer, dielectric layer, and the insulating layer are about the same.
Claim 15
Independent Claim
192 words
The method for planarization of an integrated circuit structure, said structure having metallurgy lines having a given thickness, the method which comprises; (a) depositing a insulating layer of stoichiometric silicon oxide over said structure; said insulating layer having a thickness greater than said thickness of said metallurgy lines; said insulating layer having a thickness in the range between about 15,000 to 17,000 Å; (b) forming a dielectric layer of silicon nitride over said insulating layer; said dielectric layer having a thickness in the range of between about 7000 to 9000 Å; (c) forming a planarization layer of spin on glass over said insulating layer; said planarization layer having a thickness between about 5000 to 6000 Å; and (d) etching parts of said planarization layer, dielectric layer, and insulating layer with a two step etch, the first etch step having a SF 6 to Cl 2 ratio of about 5:200; and stopping the etching after said planarization layer is removed; and the second step having a SF 6 to Cl 2 ratio of about 10:200; whereby the etch rates of the planarization layer, dielectric layer, and the insulating layer are about the same.
Claim 16
Dependent Claim
28 words
The method of claim 13 wherein depositing said insulating layer comprises depositing said insulating layer composed of a silicon oxide formed by an electron cyclotron resonance plasma deposition.
Claim 17
Dependent Claim
37 words
The method of claim 13 wherein depositing said insulating layer comprises depositing said insulating layer of silicon oxide by decomposing tetraethylorthosilicate with Oxygen and Ozone (O 2 /O 3 ) at a temperature of about 400° C.
Claim 18
Dependent Claim
26 words
The method of claim 13 wherein forming said dielectric layer comprises forming said dielectric layer composed of silicon nitride using a low pressure chemical vapor deposition.
Claim 19
Dependent Claim
26 words
The method of claim 13 wherein forming said dielectric layer comprises forming said dielectric layer composed of silicon nitride using a plasma enhanced chemical vapor deposition.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-09-03 | 2000-03-04 | 2000-09-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-09-03 | 2004-03-04 | 2004-09-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-09-03 | 2008-03-04 | 2008-09-03 | $7700.00 | Window Closed / Lapsed |