← Back to Patent Explorer
US5546342A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor memory device including reverse and rewrite means

Assignee: Panasonic Holdings Corp
•
Filing: 1994-10-13
•
Granted: 1996-08-13
•
Expires: 2014-10-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The life of a semiconductor memory device can be prolonged by using a plurality of memory cells and decreasing the stress applied to the dielectric film of the memory cells storing a data value "1." This is achieved in the present invention by decreasing the number of rewritings required to retain stored data. Specifically, the present invention utilizes a reverse and rewrite means to reverse and rewrite data back into memory cells after being read, memory means for memorizing a signal indicating whether the currently stored data is in a reversed state, and judging means for judging whether the data should be reversely output.

Inventors

  • 👤 George Nakane
  • 👤 Toshio Mukunoki
  • 👤 Nobuyuki Moriwaki
  • 👤 Tatsumi Sumi
  • 👤 Hiroshige Hirano
  • 👤 Tetsuji Nakakuma

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 09:56
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/10; G11C7/1006; G11C11/00; G11C11/21; G11C11/22; G11C11/221; G11C7/14

Claims Analysis

Total Claims: 16
Claim 1
Independent Claim 77 words
A semiconductor memory device comprising: a plurality of memory cells for storing data; a memory means for memorizing a signal for judging whether said data are stored in a reversed state; a judging means for judging whether said data should be reversed when output, based on said signal memorized by said memory means; and a reverse and rewrite means for reversing said data after said data is output, and rewriting said reversed data into said memory cells.
Claim 2
Dependent Claim 77 words
A semiconductor memory device comprising: a plurality of memory cells for storing data; a memory means for memorizing a signal for judging whether said data are stored in a reversed state; a judging means for judging whether said data should be reversed when output, based on said signal memorized by said memory means; and a reverse and rewrite means for reversing said data after said data is output, and rewriting said reversed data into said memory cells.
Claim 3
Dependent Claim 22 words
A semiconductor memory device according to claim 1, wherein each of said memory cells comprises a memory cell capacitor and a transistor.
Claim 4
Dependent Claim 17 words
A semiconductor memory device according to claim 2, wherein said memory cell capacitor is a ferroelectric capacitor.
Claim 5
Dependent Claim 30 words
A semiconductor memory device according to claim 1, wherein said memory means include a plurality of dummy memory cells, each of which comprises a memory cell capacitor and a transistor.
Claim 6
Dependent Claim 34 words
A semiconductor memory device according to claim 1, wherein said plurality of memory cells are divided into blocks activated at the same time, and said memory means is connected to each of said blocks.
Claim 7
Dependent Claim 22 words
A semiconductor memory device according to claim 5, wherein each of said memory cells comprises a memory cell capacitor and a transistor.
Claim 8
Dependent Claim 30 words
A semiconductor memory device according to claim 5, wherein said memory means includes a plurality of dummy memory cells, each of which comprises a memory cell capacitor and a transistor.
Claim 9
Independent Claim 65 words
A method of storing data in a semiconductor memory device comprising the steps of: storing data in a plurality of memory cells; memorizing a signal indicating whether said data are stored in a reversed state; judging whether said data should be reversed when output, based on said signal; reversing said data after said data is output; and rewriting said reversed data into said memory cells.
Claim 10
Independent Claim 65 words
A method of storing data in a semiconductor memory device comprising the steps of: storing data in a plurality of memory cells; memorizing a signal indicating whether said data are stored in a reversed state; judging whether said data should be reversed when output, based on said signal; reversing said data after said data is output; and rewriting said reversed data into said memory cells.
Claim 11
Dependent Claim 28 words
A method of storing data in a semiconductor memory device according to claim 8, wherein each of said memory cells comprises a memory cell capacitor and a transistor.
Claim 12
Dependent Claim 25 words
A method of storing data in a semiconductor memory device according to claim 9, wherein each of said memory cell capacitors is a ferroelectric capacitor.
Claim 13
Dependent Claim 33 words
A method of storing data in a semiconductor memory device according to claim 8, wherein said signal is memorized by in a dummy memory cell comprising a memory cell capacitor and a transistor.
Claim 14
Dependent Claim 40 words
A method of storing data in a semiconductor memory device according to claim 8, wherein said plurality of memory cells are divided into blocks activated at the same time, and said memory means is connected to each of said blocks.
Claim 15
Dependent Claim 28 words
A method of storing data in a semiconductor memory device according to claim 12, wherein each of said memory cells comprises a memory cell capacitor and a transistor.
Claim 16
Dependent Claim 32 words
A method of storing data in a semiconductor memory device according to claim 12, wherein said signal is memorized in a dummy memory cell comprising a memory cell capacitor and a transistor.

References Cited (Backward Citations)

US3768071A Cited
US4045779A Cited
US4337522A Cited
EP0172112A2 Cited
EP0278167A2 Cited
US4873664A Cited
US5267204A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-08-13 2000-02-12 2000-08-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-08-13 2004-02-12 2004-08-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-08-13 2008-02-12 2008-08-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag