Patent US5543724A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5543724A Expired / Lapsed US ⏱️ 0.0 years remaining

Method and apparatus for locating conductive features and testing semiconductor devices

Assignee: NXP USA Inc
•
Filing: 1994-10-03
•
Granted: 1996-08-06
•
Expires: 2014-10-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A system for locating electrically conductive features such as device terminals (104) of a semiconductor die device under test (103) includes an array of test terminals (101), an anisotropically conductive material (102) above the array of test terminals (101), and a semiconductor die (103). The array of test terminals has a pitch (203) much smaller than the pitch (204) of the device terminals (104). Individual test terminals (105) of the array of test terminals (101) are scanned to locate the device terminals (104). Once the device terminals (104) are located, the test terminals (105) are configured to send and receive functional signals required for functionally testing the device under test (103).

Inventors

  • 👤 Gary L. Christopher

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 04:10
CPC Classifications
G; G01; G01R; G01R1/00; G01R1/02; G01R1/06; G01R1/067; G01R1/06794; G01R1/04

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 121 words
A semiconductor device test system comprising: a test terminal array comprising a plurality of test terminals which are stationary relative to the test terminal array; an anisotropically conductive material overlying the test terminal array; a device under test pressed against the anisotropically conductive material, the device under test including a device terminal array comprising a plurality of device terminals; and a switch matrix switching a test signal from one of the plurality of test terminals to another, the semiconductor device test system locating a particular one of the plurality of device terminals when the test signal is channeled to the particular one of the plurality of device terminals without requiring alignment of the device under test to the test terminal array.
Claim 2
Dependent Claim 121 words
A semiconductor device test system comprising: a test terminal array comprising a plurality of test terminals which are stationary relative to the test terminal array; an anisotropically conductive material overlying the test terminal array; a device under test pressed against the anisotropically conductive material, the device under test including a device terminal array comprising a plurality of device terminals; and a switch matrix switching a test signal from one of the plurality of test terminals to another, the semiconductor device test system locating a particular one of the plurality of device terminals when the test signal is channeled to the particular one of the plurality of device terminals without requiring alignment of the device under test to the test terminal array.
Claim 3
Dependent Claim 68 words
The semiconductor device test system of claim 1, wherein the particular one of the plurality of device terminals is located when the test signal is channeled from a first one of the plurality of test terminals, through the particular one of the plurality of device terminals, and to a second one of the plurality of test terminals adjacent to the first one of the plurality of test terminals.
Claim 4
Dependent Claim 18 words
The semiconductor device test system claim 1, wherein the test terminal array is disposed on a semiconductor substrate.
Claim 5
Dependent Claim 20 words
The semiconductor device test system of claim 1, wherein the test terminal array comprises a bundle of wire bond wires.
Claim 6
Dependent Claim 47 words
The semiconductor device test system of claim 1, wherein the test terminal array has a test terminal pitch and the device terminal array has a device terminal pitch, and wherein the test terminal pitch is less than or equal to one third of the device terminal pitch.
Claim 7
Dependent Claim 18 words
The semiconductor device test system of claim 1, wherein the plurality of device terminals comprise electrically conductive bumps.
Claim 8
Independent Claim 141 words
A method for testing a semiconductor device comprising: providing a test terminal array comprising a plurality of test terminals spaced at a first pitch, wherein the position of the plurality of test terminals remains fixed relative to the position of the test terminal array; providing an anisotropically conductive material overlying the test terminal array; providing a semiconductor device comprising a plurality of device terminals spaced at a second pitch which is greater than or equal to three times the first pitch; contacting the anisotropically conductive material with the plurality of device terminals on a side of the anisotropically conductive material opposite the test terminal array, wherein relative alignment of the test terminal array and the plurality of device terminals is not needed; and wherein at least three of the plurality of test terminals underlie each of the plurality of device terminals.
Claim 9
Independent Claim 141 words
A method for testing a semiconductor device comprising: providing a test terminal array comprising a plurality of test terminals spaced at a first pitch, wherein the position of the plurality of test terminals remains fixed relative to the position of the test terminal array; providing an anisotropically conductive material overlying the test terminal array; providing a semiconductor device comprising a plurality of device terminals spaced at a second pitch which is greater than or equal to three times the first pitch; contacting the anisotropically conductive material with the plurality of device terminals on a side of the anisotropically conductive material opposite the test terminal array, wherein relative alignment of the test terminal array and the plurality of device terminals is not needed; and wherein at least three of the plurality of test terminals underlie each of the plurality of device terminals.
Claim 10
Dependent Claim 16 words
The method of claim 7, further comprising providing a semiconductor substrate having the test terminal array.
Claim 11
Dependent Claim 17 words
The method of claim 7, further comprising providing a bundle of wires for the test terminal array.
Claim 12
Independent Claim 112 words
A method for testing an electronic device comprising: providing a test terminal array comprising a plurality of test terminals, wherein the plurality of test terminals does not move relative to the test terminal array; providing a device under test comprising a plurality of device terminals; temporarily contacting the test terminal array with the plurality of device terminals without requiring alignment of the test terminal array to the plurality of device terminals; switching a test signal from one of the plurality of test terminals to another; and locating a particular one of the plurality of device terminals when the test signal is channeled to the particular one of the plurality of device terminals.
Claim 13
Independent Claim 112 words
A method for testing an electronic device comprising: providing a test terminal array comprising a plurality of test terminals, wherein the plurality of test terminals does not move relative to the test terminal array; providing a device under test comprising a plurality of device terminals; temporarily contacting the test terminal array with the plurality of device terminals without requiring alignment of the test terminal array to the plurality of device terminals; switching a test signal from one of the plurality of test terminals to another; and locating a particular one of the plurality of device terminals when the test signal is channeled to the particular one of the plurality of device terminals.

References Cited (Backward Citations)

US3806800A Cited
US4477774A Cited
US4870356A Cited
US5367253A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-08-06 2000-02-05 2000-08-06 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-08-06 2004-02-05 2004-08-06 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-08-06 2008-02-05 2008-08-06 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag