US5537629A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Decoder for single cycle decoding of single prefixes in variable length instructions
Assignee: Intel Corp
•
Filing: 1994-03-01
•
Granted: 1996-07-16
•
Expires: 2014-03-01
Abstract
Abstract A prefix decoder for decoding a plurality of prefixes of a variable length instruction code, in order to supply multiple prefix vectors to a multiple instruction decoder without incurring a one clock penalty. The parallel prefix decoder includes a plurality of prefix decoders, each coupled to receive an instruction byte from an instruction buffer, and in response thereto to supply a prefix vector that includes coded prefix information in a format that is easy to use by subsequent decoder logic. A multiplexer receives the plurality of prefix vectors, and if a steered macroinstruction has a single prefix byte, then a control circuit selects the prefix vector to supply to the macroinstruction decoder. If multiple macroinstructions are steered to multiple macroinstruction decoders, then a prefix vector can be supplied to each decoder.
Inventors
- 👤 Gary L. Brown
- 👤 Inderpreet S. Bhasin
- 👤 R. Guru Prasadh
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 22:12
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/38; G06F9/3818; G06F9/3822; G06F9/30145; G06F9/30149
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
145 words
A prefix decoder for decoding instruction bytes stored in an instruction buffer having one or more variable length macroinstructions included therein, said instruction buffer having instruction vectors associated therewith indicative of the position of the prefixes within said instruction buffer, said prefix decoder comprising: a plurality of prefix decoders, each prefix decoder coupled to receive a predetermined one of the instruction bytes from said instruction buffer, each prefix decoder including circuitry for decoding its received instruction byte into a prefix vector, so that said plurality of prefix decoders outputs a plurality of prefix vectors; a multiplexer coupled to receive said plurality of prefix vectors, said multiplexer having an output coupled to a macroinstruction decoder; and a control circuit coupled to said multiplexer, said control circuit including circuitry responsive to said instruction vectors to select one of said prefix vectors to supply to said macroinstruction decoder.
Claim 2
Dependent Claim
145 words
A prefix decoder for decoding instruction bytes stored in an instruction buffer having one or more variable length macroinstructions included therein, said instruction buffer having instruction vectors associated therewith indicative of the position of the prefixes within said instruction buffer, said prefix decoder comprising: a plurality of prefix decoders, each prefix decoder coupled to receive a predetermined one of the instruction bytes from said instruction buffer, each prefix decoder including circuitry for decoding its received instruction byte into a prefix vector, so that said plurality of prefix decoders outputs a plurality of prefix vectors; a multiplexer coupled to receive said plurality of prefix vectors, said multiplexer having an output coupled to a macroinstruction decoder; and a control circuit coupled to said multiplexer, said control circuit including circuitry responsive to said instruction vectors to select one of said prefix vectors to supply to said macroinstruction decoder.
Claim 3
Dependent Claim
59 words
A prefix decoder as claimed in claim 1, further comprising: a second multiplexer coupled to receive said plurality of prefix vectors, said second multiplexer having an output coupled to a second macroinstruction decoder; wherein said control circuit is coupled to said second multiplexer for selecting a second one of said prefix vectors to supply to said second macroinstruction decoder.
Claim 4
Dependent Claim
59 words
A prefix decoder as claimed in claim 2, further comprising: a third multiplexer coupled to receive said plurality of prefix vectors, said third multiplexer having an output coupled to a third macroinstruction decoder; wherein said control circuit is coupled to said third multiplexer for selecting a third one of said prefix vectors to supply to said third macroinstruction decoder.
Claim 5
Dependent Claim
30 words
The prefix decoder of claim 3, further comprising: a steering circuit for supplying macroinstructions to each macroinstruction decoder, such that said control circuit associates each macroinstruction with its prefix vector.
Claim 6
Dependent Claim
148 words
A prefix decoder for decoding instruction bytes stored in an instruction buffer having one or more variable length macroinstructions included therein, said instruction buffer having instruction vectors associated therewith indicative of the position of the prefixes within said instruction buffer, said prefix decoder comprising: a plurality of prefix decoder means, each prefix decoder means coupled to receive an instruction byte from said instruction buffer, each prefix decoder means for decoding its received instruction byte into a prefix vector, so that said plurality of prefix decoder means outputs a plurality of prefix vectors; a multiplexer means coupled to receive said plurality of prefix vectors, said multiplexer means having an output coupled to a macroinstruction decoder means; and a control means coupled to said multiplexer means, said control means including circuitry responsive to said instruction vectors to select one of said prefix vectors for supplying to said macroinstruction decoder means.
Claim 7
Dependent Claim
148 words
A prefix decoder for decoding instruction bytes stored in an instruction buffer having one or more variable length macroinstructions included therein, said instruction buffer having instruction vectors associated therewith indicative of the position of the prefixes within said instruction buffer, said prefix decoder comprising: a plurality of prefix decoder means, each prefix decoder means coupled to receive an instruction byte from said instruction buffer, each prefix decoder means for decoding its received instruction byte into a prefix vector, so that said plurality of prefix decoder means outputs a plurality of prefix vectors; a multiplexer means coupled to receive said plurality of prefix vectors, said multiplexer means having an output coupled to a macroinstruction decoder means; and a control means coupled to said multiplexer means, said control means including circuitry responsive to said instruction vectors to select one of said prefix vectors for supplying to said macroinstruction decoder means.
Claim 8
Dependent Claim
64 words
A prefix decoder as claimed in claim 5, further comprising: a second multiplexer means coupled to receive said plurality of prefix vectors, said second multiplexer means having an output coupled to a second macroinstruction decoder means; wherein said control means is coupled to said second multiplexer means for selecting a second one of said prefix vectors for supplying to said second macroinstruction decoder means.
Claim 9
Dependent Claim
63 words
A prefix decoder as claimed in claim 6, further comprising: a third multiplexer means coupled to receive said plurality of prefix vectors, said third multiplexer means having an output coupled to a third decoder means; wherein said control means is coupled to said third multiplexer means for selecting a third one of said prefix vectors for supplying to said third macroinstruction decoder means.
Claim 10
Dependent Claim
32 words
The prefix decoder of claim 7, further comprising: a steering circuit means for supplying macroinstructions to each macroinstruction decoder means, such that said control means associates each macroinstruction with its prefix vector.
Claim 11
Dependent Claim
106 words
A prefix decoding method for decoding prefixes of variable length macroinstructions, including the steps of: a) storing a block of instruction code in an instruction buffer, said instruction code including variable length macroinstructions stored therein; b) decoding each byte in said instruction buffer in a plurality of prefix decoders, so that each byte within said instruction buffer is decoded as if it were a single prefix byte; c) in parallel with the step (b), steering a macroinstruction to a macroinstruction decoder; and d) if said macroinstruction has a single prefix associated therewith, then supplying the prefix vector associated with said single prefix to said macroinstruction decoder.
Claim 12
Dependent Claim
106 words
A prefix decoding method for decoding prefixes of variable length macroinstructions, including the steps of: a) storing a block of instruction code in an instruction buffer, said instruction code including variable length macroinstructions stored therein; b) decoding each byte in said instruction buffer in a plurality of prefix decoders, so that each byte within said instruction buffer is decoded as if it were a single prefix byte; c) in parallel with the step (b), steering a macroinstruction to a macroinstruction decoder; and d) if said macroinstruction has a single prefix associated therewith, then supplying the prefix vector associated with said single prefix to said macroinstruction decoder.
Claim 13
Dependent Claim
57 words
The prefix decoding method as claimed in claim 9, further comprising the steps of: e) in parallel with the step (b) steering a second macroinstruction to a second macroinstruction decoder; and f) if said second macroinstruction has a single prefix associated therewith, then supplying the prefix vector associated with said single prefix to said second macroinstruction decoder.
Claim 14
Dependent Claim
55 words
The prefix decoding method of claim 10, further comprising the steps of: g) in parallel with the step (b), steering a third macroinstruction to a third macroinstruction decoder; and h) if said third macroinstruction has a single prefix associated therewith, then supplying the prefix vector associated with said single prefix to said third macroinstruction decoder.
References Cited (Backward Citations)
US505118A
Cited
US3717851A
Cited
US4050058A
Cited
US4199811A
Cited
US4342078A
Cited
US4394736A
Cited
US4376976A
Cited
US4399505A
Cited
US4654781A
Cited
US4928223A
Cited
US4591972A
Cited
US4661925A
Cited
US4531200A
Cited
US4745544A
Cited
US5235686A
Cited
US5101344A
Cited
US4875160A
Cited
US5202967A
Cited
US5233694A
Cited
US5293592A
Cited
US5129067A
Cited
US5168571A
Cited
US5303358A
Cited
US5222244A
Cited
US5371864A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-07-16 | 2000-01-15 | 2000-07-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-07-16 | 2004-01-15 | 2004-07-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-07-16 | 2008-01-15 | 2008-07-16 | $7700.00 | Window Closed / Lapsed |