Patent US5530726A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5530726A Expired / Lapsed US ⏱️ 0.0 years remaining

Method and apparatus for switching of duplexed clock system

Assignee: NEC Corp
•
Filing: 1994-06-06
•
Granted: 1996-06-25
•
Expires: 2014-06-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A duplexed clock switching apparatus of the present invention includes two oscillators constantly working for outputting clock signals, wherein a phase of the stand-by clock signal is kept synchronized to the phase of the clock signal selected from the output signal of the oscillator to be supplied to the apparatus. Each of the duplexed clock switching apparatus of the present invention includes a clock signal generator for generating clock signals of a predetermined frequency independently; a clock selector for receiving clock signals generated by all clock signal generators and selecting one of them; a phase synchronization circuit for synchronizing a phase of a clock signal generated by the clock signal generator to the phase of the selected clock signal; and a clock switching circuit for switching an outputted clock signal to the selected clock signal. With reference to the phase synchronization circuit, it is desirable to include a phase-locked-loop (PLL) circuit.

Inventors

  • 👤 Toshiaki Ohno

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 17:39
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/07; H04; H04J; H04J3/00; H04J3/02; H04J3/06; H04J3/0635; H04J3/0685; H04J3/0688; H04L; H04L7/00; H04L7/0079; H04L7/0083

Claims Analysis

Total Claims: 22
Claim 1
Independent Claim 122 words
A method of switching a clock system of a plurality of duplexed apparatus, each of said duplexed apparatus comprising clock signal generation means for generating signals independently, clock selection means for receiving clock signals from all of the clock signal generation means and selecting one clock signal from among them, and clock switching means for switching an outputted clock signal to the clock signal selected, wherein said method comprises steps of: generating clock signals in each apparatus respectively; selecting a clock signal out of all of the clock signals generated by the clock signal generation means; keeping the phase of a clock signal not selected in synchronization constantly with the phase of said selected clock signal; and outputting the selected clock signal.
Claim 2
Independent Claim 122 words
A method of switching a clock system of a plurality of duplexed apparatus, each of said duplexed apparatus comprising clock signal generation means for generating signals independently, clock selection means for receiving clock signals from all of the clock signal generation means and selecting one clock signal from among them, and clock switching means for switching an outputted clock signal to the clock signal selected, wherein said method comprises steps of: generating clock signals in each apparatus respectively; selecting a clock signal out of all of the clock signals generated by the clock signal generation means; keeping the phase of a clock signal not selected in synchronization constantly with the phase of said selected clock signal; and outputting the selected clock signal.
Claim 3
Dependent Claim 72 words
A method according to claim 1, further comprising a step of: providing said clock selection means with clock selection logic means for monitoring said clock signals output from said clock signal generation means and for instructing which one of said clock signals is to be selected such that when a cross-over between a first duplexed apparatus and a second duplexed apparatus occurs there is substantially no fluctuation in said clock signal selected.
Claim 4
Dependent Claim 73 words
A method according to claim 1, further comprising steps of: providing said clock selection means with a phase-locked-loop circuit for constantly keeping the phase of said clock signal not selected in synchronization with that of said clock signal selected, and providing clock selection logic means for monitoring said clock signals output from said clock signal generation means and for instructing said phase-locked-loop circuit which one of said clock signals is to be selected.
Claim 5
Dependent Claim 55 words
A method according to claim 1, further comprising a step of: when the selected clock signal changes from the clock signal of a first duplexed apparatus to a clock signal of a second duplexed apparatus, inputting both clock signals into each clock signal generation means so as to keep the same phase with each other.
Claim 6
Dependent Claim 35 words
A method according to claim 1, wherein the outputted clock signal has substantially no difference in phase and frequency regardless of whether it is outputted from a first duplexed apparatus or a second duplexed apparatus.
Claim 7
Dependent Claim 91 words
A method according to claim 1, wherein when the selected clock signal has changed from the clock signal of a first duplexed apparatus to a clock signal of a second duplexed apparatus, both clock signals being input into each clock signal generation means keep the same phase with each other such that the clock signal selected and applied has a same phase in a same duty cycle as the clock signal not selected, and thereby resulting in substantially no fluctuations in the selected clock signal at a time of clock switching.
Claim 8
Independent Claim 137 words
An apparatus for switching a duplexed clock system of a plurality of duplexed apparatus, each of said duplexed apparatus comprising: clock signal generation means for generating clock signals of a predetermined frequency independently; clock selection means for receiving clock signals generated by all the clock signal generation means and selecting one signal from among them; phase synchronization means for synchronizing clock signals generated by said clock signal generation means to the phase of the selected clock signal for outputting thereof; and clock switching means for switching the outputting clock signal to the clock signal selected, wherein said phase synchronization means includes a phase-locked-loop circuit for receiving clock signals outputted from said clock signal generation means and for maintaining said phase of a clock signal not selected in substantially constant synchronization with that of the selected clock signal.
Claim 9
Independent Claim 137 words
An apparatus for switching a duplexed clock system of a plurality of duplexed apparatus, each of said duplexed apparatus comprising: clock signal generation means for generating clock signals of a predetermined frequency independently; clock selection means for receiving clock signals generated by all the clock signal generation means and selecting one signal from among them; phase synchronization means for synchronizing clock signals generated by said clock signal generation means to the phase of the selected clock signal for outputting thereof; and clock switching means for switching the outputting clock signal to the clock signal selected, wherein said phase synchronization means includes a phase-locked-loop circuit for receiving clock signals outputted from said clock signal generation means and for maintaining said phase of a clock signal not selected in substantially constant synchronization with that of the selected clock signal.
Claim 10
Dependent Claim 37 words
An apparatus according to claim 7, further comprising clock selection logic means for monitoring said clock signals output from said clock signal generation means and for instructing which one of said clock signals is to be selected.
Claim 11
Dependent Claim 70 words
An apparatus according to claim 7, wherein said phase synchronization means includes a phase-locked-loop circuit for constantly keeping the phase of said clock signal not selected in synchronization with that of said clock signal selected, further comprising clock selection logic means for monitoring said clock signals output from said clock signal generation means and for instructing said phase synchronization means which one of said clock signals is to be selected.
Claim 12
Dependent Claim 47 words
An apparatus according to claim 7, wherein when the selected clock signal has changed from the clock signal of a first duplexed apparatus to a clock signal of a second duplexed apparatus, both clock signals being input into each clock signal generation means keep the same phase.
Claim 13
Dependent Claim 34 words
An apparatus according to claim 7, wherein the outputted clock signal has no difference in phase and frequency regardless of whether it is outputted from a first duplexed apparatus or a second duplexed apparatus.
Claim 14
Dependent Claim 127 words
An apparatus according to claim 7, wherein said phase synchronization means includes a phase-locked-loop circuit for constantly maintaining a phase of the clock signal not selected with that of the selected clock signal such that when the selected clock signal has changed from the clock signal of a first duplexed apparatus to a clock signal of a second duplexed apparatus, and wherein both clock signals input into each clock signal generation means keep the same phase with each other such that the clock signal of the second duplexed apparatus has a same phase in a same duty cycle as that of the clock signal of the first duplexed apparatus, and thereby resulting in substantially no fluctuations in the selected clock signal at a time of clock switching.
Claim 15
Independent Claim 133 words
An apparatus for switching a duplexed clock system of a plurality of duplexed apparatus each of said duplexed apparatus comprising: clock signal generation means for generating clock signals of a predetermined frequency independently; clock selection means for receiving clock signals generated by all the clock signal generation means and selecting one signal from among them; phase synchronization means for synchronizing clock signals generated by said clock signal generation means to the phase of the selected clock signal for outputting thereof; and clock switching means for switching the outputting clock signal to the clock signal selected, wherein said phase synchronization means comprises a phase-locked-loop circuit which synchronizes a phase of a clock signal generated by clock signal generation means of its own apparatus to the phase of said selected clock signal for outputting thereof.
Claim 16
Independent Claim 133 words
An apparatus for switching a duplexed clock system of a plurality of duplexed apparatus each of said duplexed apparatus comprising: clock signal generation means for generating clock signals of a predetermined frequency independently; clock selection means for receiving clock signals generated by all the clock signal generation means and selecting one signal from among them; phase synchronization means for synchronizing clock signals generated by said clock signal generation means to the phase of the selected clock signal for outputting thereof; and clock switching means for switching the outputting clock signal to the clock signal selected, wherein said phase synchronization means comprises a phase-locked-loop circuit which synchronizes a phase of a clock signal generated by clock signal generation means of its own apparatus to the phase of said selected clock signal for outputting thereof.
Claim 17
Dependent Claim 37 words
An apparatus according to claim 13, further comprising clock selection logic means for monitoring said clock signals output from said clock signal generation means and for instructing which one of said clock signals is to be selected.
Claim 18
Dependent Claim 65 words
An apparatus according to claim 13, wherein said phase-locked-loop circuit constantly keeps the phase of said clock signal not selected in synchronization with that of said clock signal selected, further comprising clock selection logic means for continually monitoring said clock signals output from said clock signal generation means and for instructing said phase synchronization means which one of said clock signals is to be selected.
Claim 19
Dependent Claim 49 words
An apparatus according to claim 13, wherein when the selected clock signal changes from the clock signal of a first duplexed apparatus to a clock signal of a second duplexed apparatus, both clock signals being input into each clock signal generation means keep the same phase with each other.
Claim 20
Dependent Claim 34 words
An apparatus according to claim 13, wherein the outputted clock signal has no difference in phase and frequency regardless of whether it is outputted from a first duplexed apparatus or a second duplexed apparatus.
Claim 21
Dependent Claim 44 words
An apparatus according to claim 13, wherein said clock selection means includes clock selection logic means for continually monitoring output signal from said clock signal generation means and for instructing said phase synchronization means which one of said clock signals is to be selected.
Claim 22
Dependent Claim 121 words
An apparatus according to claim 13, wherein said phase-locked-loop circuit constantly maintains a phase of the clock signal not selected with that of the selected clock signal such that when the selected clock signal has changed from the clock signal of a first duplexed apparatus to a clock signal of a second duplexed apparatus, and wherein both clock signals input into each clock signal generation means keep the same phase with each other such that the clock signal of the second duplexed apparatus has a same phase in a same duty cycle as that of the clock signal of the first duplexed apparatus, and thereby resulting in substantially no fluctuations in the selected clock signal at a time of clock switching.

References Cited (Backward Citations)

JPS59231668A Cited
JPS62169560A Cited
US4899351A Cited
JPH02134022A Cited
JPH02159611A Cited
US5052030A Cited
US5355090A Cited
US5059925A Cited
US5422915A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-06-25 1999-12-25 2000-06-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-06-25 2003-12-25 2004-06-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-06-25 2007-12-25 2008-06-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag