US5525535A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for making doped well and field regions on semiconductor substrates for field effect transistors using liquid phase deposition of oxides
Assignee: United Microelectronics Corp
•
Filing: 1995-07-26
•
Granted: 1996-06-11
•
Expires: 2015-07-26
Abstract
Abstract A method of forming doped well regions for FETs and doped field regions for channel stops to prevent surface inversion under the field oxide was achieved using a single ion implantation. The method involves forming a patterned silicon oxide layer over the field regions by selective deposition using liquid phase deposition (LPD) and a patterned photoresist mask. An ion implantation through the thick LPD silicon oxide layer over the field regions and through a thinner silicon nitride layer over the well regions resulted in a shallow doped field region and a deep doped well region. After removing the LPD oxide in HF, LOCOS was used to form the field oxide drive-in the dopant and anneal out the implant damage. After removing the silicon nitride layer over the well regions, gate oxides, polysilicon gate electrodes, and source/drains areas are formed to complete the FETs. The LPD process resulted in a doped field region self-aligned to a doped well region that required fewer masking and implant steps. The method is applicable to the fabrication of N and P-FETs for CMOS circuits.
Inventors
- 👤 Gary Hong
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 09:21
CPC Classifications
H; H10; H10W; H10W10/00; H10W10/10; H10W10/13; H10D; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0191; H10D84/02; H10D84/03; H10D84/038; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10D84/859; H10P; H10P30/00; H10P30/20; H10P30/22; H10W10/01; H10W10/011; H10W10/012; H10W10/0125; H10W10/0126; Y; Y10; Y10S; Y10S148/00; Y10S148/07
Claims Analysis
Total Claims: 29
Claim 1
Independent Claim
259 words
A method for concurrently fabricating doped well regions and doped field regions under field oxide areas on a semiconductor substrate, comprising the steps of: providing a semiconductor substrate having a principle surface that is planar; forming a blanket pad oxide layer on said substrate planar surface; depositing a blanket silicon nitride layer on said pad oxide layer; coating a photoresist layer on said silicon nitride layer; and patterning said photoresist layer leaving portions of said photoresist layer over planned device areas and exposing said silicon nitride layer elsewhere on said substrate over said field oxide areas; anisotropic etching said silicon nitride layer to said pad oxide surface in said exposed silicon nitride areas; depositing selectively by liquid phase deposition (LPD) an insulating layer on said pad oxide in said exposed areas; removing said patterned photoresist layer over said device region; blanket implanting a dopant by ion implantation through said LPD insulating layer and through said silicon nitride and pad oxide layers, and thereby forming doped field regions in said substrate under said LPD insulating layer and self-aligned doped well regions under said silicon nitride and pad oxide layers; etching selectively said LPD insulation layer and said pad oxide layer and exposing said substrate surface, and leaving said patterned silicon nitride layer elsewhere on said substrate; thermally and selectively oxidizing said exposed substrate surface and thereby forming field oxide areas and concurrently diffusing in said dopant in said substrate, and removing said silicon nitride layer, and completing said doped well regions and said doped field regions under said field oxide.
Claim 2
Independent Claim
259 words
A method for concurrently fabricating doped well regions and doped field regions under field oxide areas on a semiconductor substrate, comprising the steps of: providing a semiconductor substrate having a principle surface that is planar; forming a blanket pad oxide layer on said substrate planar surface; depositing a blanket silicon nitride layer on said pad oxide layer; coating a photoresist layer on said silicon nitride layer; and patterning said photoresist layer leaving portions of said photoresist layer over planned device areas and exposing said silicon nitride layer elsewhere on said substrate over said field oxide areas; anisotropic etching said silicon nitride layer to said pad oxide surface in said exposed silicon nitride areas; depositing selectively by liquid phase deposition (LPD) an insulating layer on said pad oxide in said exposed areas; removing said patterned photoresist layer over said device region; blanket implanting a dopant by ion implantation through said LPD insulating layer and through said silicon nitride and pad oxide layers, and thereby forming doped field regions in said substrate under said LPD insulating layer and self-aligned doped well regions under said silicon nitride and pad oxide layers; etching selectively said LPD insulation layer and said pad oxide layer and exposing said substrate surface, and leaving said patterned silicon nitride layer elsewhere on said substrate; thermally and selectively oxidizing said exposed substrate surface and thereby forming field oxide areas and concurrently diffusing in said dopant in said substrate, and removing said silicon nitride layer, and completing said doped well regions and said doped field regions under said field oxide.
Claim 3
Dependent Claim
22 words
The method of claim 1, wherein said semiconductor substrate is composed of single crystal silicon doped with the P-type dopant boron (B).
Claim 4
Dependent Claim
22 words
The method of claim 1, wherein said semiconductor substrate is composed of single crystal silicon doped with the N-type dopant Arsenic (As).
Claim 5
Dependent Claim
29 words
The method of claim 1, wherein said pad oxide layer is silicon oxide formed by thermal oxidation of said substrate having a thickness between about 100 to 500 Angstroms.
Claim 6
Dependent Claim
30 words
The method of claim 1, wherein said silicon nitride (Si 3 N 4 ) layer is deposited by chemical vapor deposition having a thickness of between 800 to 2000 Angstroms.
Claim 7
Dependent Claim
27 words
The method of claim 1, wherein said silicon nitride layer is anisotropically plasma etched in an etchant gas of sulphur hexafluoride (SF 6 ) and helium (He).
Claim 8
Dependent Claim
45 words
The method of claim 1, wherein said ion implantation dopant is boron (B 11 ) ions having an ion implant dose of between about 5 E 12 to 5 E 13 ions/cm 2 and an ion implant energy of between about 100 to 500 KeV.
Claim 9
Dependent Claim
45 words
The method of claim 1, wherein said ion implantation dopant is phosphorus (P 31 ) ions having an ion implant dose of between about 5.0 E 12 to 5.0 E 13 ions/cm 2 and an ion implant energy of between about 100 to 500 KeV.
Claim 10
Dependent Claim
30 words
The method of claim 1, wherein said selectively deposited insulating layer by liquid phase deposition is composed of silicon oxide having a thickness of between about 2000 to 6000 Angstroms.
Claim 11
Dependent Claim
41 words
The method of claim 1, wherein said liquid phase deposition is performed in a supersaturated aqueous solution of hydrofluorsilicic acid (H 2 SiF 6 ) and boric acid (H 3 BO 3 ) acid at a temperature of about 35° C.
Claim 12
Dependent Claim
28 words
The method of claim 10, wherein said aqueous solution of boric acid is added to said hydrofluorsilicic acid (H 2 SiF 6 ) to maintain a supersaturated solution.
Claim 13
Dependent Claim
31 words
The method of claim 1, wherein said field oxide areas are formed by the method of local oxidation of silicon (LOCOS) having a thickness of between about 2000 to 8000 Angstroms.
Claim 14
Independent Claim
351 words
A method for fabricating field effect transistors on doped wells in semiconducting substrate with self-aligned doped field regions and field oxide areas comprising the steps of: providing a semiconductor substrate having a principle surface that is planar; forming a blanket pad oxide layer on said substrate planar surface; depositing a blanket silicon nitride layer on said pad oxide layer; coating a photoresist layer on said silicon nitride layer; and patterning said photoresist layer leaving portions of said photoresist layer over planned device areas and exposing said silicon nitride layer elsewhere on said substrate over said field oxide areas; anisotropic etching said silicon nitride layer to said pad oxide surface in said exposed silicon nitride areas; depositing selectively by liquid phase deposition (LPD) an insulating layer on said pad oxide in said exposed areas; removing said patterned photoresist layer over said device region; implanting a dopant by ion implantation through said LPD insulating layer and through said silicon nitride and pad oxide layers, and thereby forming doped field regions in said substrate under said LPD insulating layer and self-aligned doped well regions under said silicon nitride and pad oxide layers; etching selectively said LPD insulation layer and said pad oxide layer and exposing said substrate surface, and leaving said patterned silicon nitride layer elsewhere on said substrate; thermally and selectively oxidizing said exposed substrate surface and thereby forming field oxide areas and concurrently diffusing in said dopant in said substrate; and removing said silicon nitride layer and said pad oxide layer, and thereby completing said doped well regions and said doped field regions under said field oxide regions; and furthermore forming field effect transistors (FETs) on said well regions by; growing a gate oxide layer on the surface of said doped well regions, depositing a blanket doped polysilicon layer on said gate oxide layers and said field oxide areas, patterning said polysilicon layer by photoresist masking and anisotropic plasma etching, and thereby forming gate electrodes on said gate oxide, implanting dopants adjacent to said gate electrodes in said doped well regions and forming source/drain areas, and completing said FETs on said substrate.
Claim 15
Independent Claim
351 words
A method for fabricating field effect transistors on doped wells in semiconducting substrate with self-aligned doped field regions and field oxide areas comprising the steps of: providing a semiconductor substrate having a principle surface that is planar; forming a blanket pad oxide layer on said substrate planar surface; depositing a blanket silicon nitride layer on said pad oxide layer; coating a photoresist layer on said silicon nitride layer; and patterning said photoresist layer leaving portions of said photoresist layer over planned device areas and exposing said silicon nitride layer elsewhere on said substrate over said field oxide areas; anisotropic etching said silicon nitride layer to said pad oxide surface in said exposed silicon nitride areas; depositing selectively by liquid phase deposition (LPD) an insulating layer on said pad oxide in said exposed areas; removing said patterned photoresist layer over said device region; implanting a dopant by ion implantation through said LPD insulating layer and through said silicon nitride and pad oxide layers, and thereby forming doped field regions in said substrate under said LPD insulating layer and self-aligned doped well regions under said silicon nitride and pad oxide layers; etching selectively said LPD insulation layer and said pad oxide layer and exposing said substrate surface, and leaving said patterned silicon nitride layer elsewhere on said substrate; thermally and selectively oxidizing said exposed substrate surface and thereby forming field oxide areas and concurrently diffusing in said dopant in said substrate; and removing said silicon nitride layer and said pad oxide layer, and thereby completing said doped well regions and said doped field regions under said field oxide regions; and furthermore forming field effect transistors (FETs) on said well regions by; growing a gate oxide layer on the surface of said doped well regions, depositing a blanket doped polysilicon layer on said gate oxide layers and said field oxide areas, patterning said polysilicon layer by photoresist masking and anisotropic plasma etching, and thereby forming gate electrodes on said gate oxide, implanting dopants adjacent to said gate electrodes in said doped well regions and forming source/drain areas, and completing said FETs on said substrate.
Claim 16
Dependent Claim
22 words
The method of claim 13, wherein said semiconductor substrate is composed of single crystal silicon doped with the P-type dopant boron (B).
Claim 17
Dependent Claim
22 words
The method of claim 13, wherein said semiconductor substrate is composed of single crystal silicon doped with the N-type dopant Arsenic (As).
Claim 18
Dependent Claim
29 words
The method of claim 13, wherein said pad oxide layer is silicon oxide formed by thermal oxidation of said substrate having a thickness between about 100 to 500 Angstroms.
Claim 19
Dependent Claim
30 words
The method of claim 13, wherein said silicon nitride (Si 3 N 4 ) layer is deposited by chemical vapor deposition having a thickness of between 800 to 2000 Angstroms.
Claim 20
Dependent Claim
27 words
The method of claim 13, wherein said silicon nitride layer is anisotropically plasma etched in an etchant gas of sulphur hexafluoride (SF 6 ) and helium (He).
Claim 21
Dependent Claim
45 words
The method of claim 13, wherein said ion implantation dopant is boron (B 11 ) ions having an ion implant dose of between about 5 E 12 to 5 E 13 ions/cm 2 and an ion implant energy of between about 100 to 500 KeV.
Claim 22
Dependent Claim
45 words
The method of claim 13, wherein said ion implantation dopant is phosphorus (P 31 ) ions having an ion implant dose of between about 5 E 12 to 5 E 13 ions/cm 2 and an ion implant energy of between about 100 to 500 KeV.
Claim 23
Dependent Claim
30 words
The method of claim 13, wherein said selectively deposited insulating layer by liquid phase deposition is composed of silicon oxide having a thickness of between about 2000 to 6000 Angstroms.
Claim 24
Dependent Claim
41 words
The method of claim 13, wherein said liquid phase deposition is performed in a supersaturated aqueous solution of hydrofluorsilicic acid (H 2 SiF 6 ) and boric acid (H 3 BO 3 ) acid at a temperature of about 35° C.
Claim 25
Dependent Claim
28 words
The method of claim 22, wherein said aqueous solution of boric acid is added to said hydrofluorsilicic acid (H 2 SiF 6 ) to maintain a supersaturated solution.
Claim 26
Dependent Claim
25 words
The method of claim 13, wherein said gate oxide layer is formed by thermal oxidation having a thickness of between about 50 to 200 Angstroms.
Claim 27
Dependent Claim
31 words
The method of claim 13, wherein said doped polysilicon layer doped with N-type dopant atoms having a concentration of between about 1 E 19 to 1 E 21 atoms/cm 3 .
Claim 28
Dependent Claim
45 words
The method of claim 13, wherein said source/drain areas are formed by implanting with N-type dopant ion having an ion implant dose of between about 1.0 E 13 to 1.0 E 15 ions/cm 2 and an implant energy of between about 20 to 80 KeV.
Claim 29
Dependent Claim
57 words
The method of claim 13, wherein said ion implantation through said LPD insulating and silicon nitride layers is achieved using two photoresist masking steps forming P doped well regions and N doped well regions on said substrate with P and N channel stop regions, respectively, and thereby providing for N channel and P-channel FETs for CMOS circuits.
References Cited (Backward Citations)
US4277291A
Cited
US4459741A
Cited
US4574467A
Cited
US4987093A
Cited
US5256593A
Cited
US5453395A
Cited
US5429956A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-06-11 | 1999-12-11 | 2000-06-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-06-11 | 2003-12-11 | 2004-06-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-06-11 | 2007-12-11 | 2008-06-11 | $7700.00 | Window Closed / Lapsed |