Patent US5523984A successfully refreshed from Google Patents.
US5523984A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Clock distributing method and apparatus
Assignee: Fujitsu Ltd
•
Filing: 1994-01-28
•
Granted: 1996-06-04
•
Expires: 2014-01-28
Abstract
Abstract Disclosed is a clock distributing apparatus for distributing clock signals with a desired phase to each of devices provided between a clock generating section (10) for generating clock signals and a plurality of devices (30) for receiving the clock signals. A delay generating section (21) generates a plurality of delay clock signals by imparting a plurality of delay quantities to the clock signals from the clock generating section. A clock distributing section (22) has a plurality of input terminals corresponding to the plurality of delay clock signals and a plurality of output terminals corresponding to the respective devices. The clock distributing section (22) distributes desired delay clock signals to one or more output terminals by selecting the input terminals corresponding to the desired delay clock signals.
Inventors
- 👤 Hiroyuki Sato
- 👤 Jinichi Yoshizawa
- 👤 Hiroomi Tateishi
- 👤 Haruo Yamashita
- 👤 Junichi Tamura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 12:57
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/04; G06F1/10
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
383 words
A clock distributing apparatus provided between a clock generating means for generating clock signals and a plurality of devices for receiving the clock signals, said apparatus comprising: a phase adjusting means for adjusting a phase of the clock signal to distribute the clock signals from said clock generating means to each of said plurality of devices, said phase adjusting means including: a delay generating means for generating a plurality of clock signals by imparting plural kinds of delay quantities to the clock signals from said clock generating means; and a clock distributing means, having input terminals corresponding to the respective delay clock signals and output terminals corresponding to said respective devices, for distributing desired delay clock signals among the plurality of delay clock signals to one or more output terminals via the input terminals corresponding to the desired delay clock signals, wherein said clock generating means includes a first clock generating means for generating a first clock signal and a second clock generating means for generating a second clock signal assuming a phase different from that of the first clock signal, wherein said phase adjusting means includes a first phase adjusting means for inputting the first clock signal from said first clock generating means and a second phase adjusting means for inputting the second clock signal from said second clock generating means, wherein each of said devices includes a selecting means for selecting any one of said first and second phase adjusting means, and wherein said first and second phase adjusting means include a delay generating means for generating a plurality of delay clock signals by giving plural kinds of delay quantities to the clock signals inputted, a clock distributing means having input terminals corresponding to the delay clock signals and output terminals corresponding to said devices, for distributing a desired delay clock signal among said plurality of delay clock signals to one or more output terminals via the input terminal corresponding to the desired delay clock signal, and a distribution control means for controlling the input terminals of said clock distributing means so that a phase of the delay clock signal from one of said clock distributing means and a phase of the delay clock signal from another of said clock distributing means becomes equiphases at the input of said selecting means.
Claim 2
Dependent Claim
383 words
A clock distributing apparatus provided between a clock generating means for generating clock signals and a plurality of devices for receiving the clock signals, said apparatus comprising: a phase adjusting means for adjusting a phase of the clock signal to distribute the clock signals from said clock generating means to each of said plurality of devices, said phase adjusting means including: a delay generating means for generating a plurality of clock signals by imparting plural kinds of delay quantities to the clock signals from said clock generating means; and a clock distributing means, having input terminals corresponding to the respective delay clock signals and output terminals corresponding to said respective devices, for distributing desired delay clock signals among the plurality of delay clock signals to one or more output terminals via the input terminals corresponding to the desired delay clock signals, wherein said clock generating means includes a first clock generating means for generating a first clock signal and a second clock generating means for generating a second clock signal assuming a phase different from that of the first clock signal, wherein said phase adjusting means includes a first phase adjusting means for inputting the first clock signal from said first clock generating means and a second phase adjusting means for inputting the second clock signal from said second clock generating means, wherein each of said devices includes a selecting means for selecting any one of said first and second phase adjusting means, and wherein said first and second phase adjusting means include a delay generating means for generating a plurality of delay clock signals by giving plural kinds of delay quantities to the clock signals inputted, a clock distributing means having input terminals corresponding to the delay clock signals and output terminals corresponding to said devices, for distributing a desired delay clock signal among said plurality of delay clock signals to one or more output terminals via the input terminal corresponding to the desired delay clock signal, and a distribution control means for controlling the input terminals of said clock distributing means so that a phase of the delay clock signal from one of said clock distributing means and a phase of the delay clock signal from another of said clock distributing means becomes equiphases at the input of said selecting means.
Claim 3
Dependent Claim
76 words
The clock distributing apparatus according to claim 1, further comprising a phase measuring means for measuring a phase of the delay clock signal from said one clock distributing means and a phase of the delay clock signal from said other clock distributing means at the input of said selecting means, wherein said distribution control means selects the input terminal of said clock distributing means so that two phases measured by said phase measuring means become equiphases.
Claim 4
Dependent Claim
45 words
The clock distributing apparatus according to claim 1, wherein said first and second phase adjusting means include a delay width setting means for setting a delay width defined as a basis of each delay quantity to stepwise change each of said plurality of delay quantities.
Claim 5
Dependent Claim
58 words
The clock distributing apparatus according to claim 3, wherein said delay width setting means provided in said first and second phase adjusting means changes the delay width to a different delay width to obtain a desired delay clock signal if no desired delay clock signal exists in the delay clock signals generated based on the stepwise delay quantities.
Claim 6
Dependent Claim
39 words
The clock distributing apparatus according to claim 1, wherein said selecting means switches over, if a trouble happens in one of said first and second phase adjusting means, said one phase adjusting means to said other phase adjusting means.
Claim 7
Dependent Claim
101 words
The clock distributing apparatus according to claim 1, wherein each of said devices includes a plurality of circuits for executing processes, a delay generating means for generating the plurality of delay clock signals by imparting plural kinds of delay quantities to the clock signals from said selecting means and a clock distributing means, having input terminals corresponding to the respective delay clock signals and output terminals corresponding to said respective circuits, for distributing desired delay clock signals among the plurality of delay clock signals to one or more output terminals via the input terminals corresponding to the desired delay clock signals.
Claim 8
Dependent Claim
392 words
A clock distributing method of distributing clock signals obtained by a clock generating step of generating the clock signals to each of a plurality of devices, said method comprising: a phase adjusting step for adjusting a phase of the clock signal to distribute the clock signals obtained in said clock generating step to each of said plurality of devices, said phase adjusting step including: a delay generating step for generating a plurality of clock signals by imparting plural kinds of delay quantities to the clock signals obtained in said clock generating step; and a clock distributing step of distributing desired delay clock signals among a plurality of delay clock signals to one or more output terminals via the input terminals corresponding to the desired delay clock signals by use of input terminals corresponding to the respective delay clock signals and output terminals corresponding to said respective devices, wherein said clock generating step includes a first clock generating step of generating a first clock signal and a second clock generating step of generating a second clock signal assuming a phase different from that of the first clock signal, wherein said phase adjusting step includes a first phase adjusting step of inputting the first clock signal obtained by said first clock generating step and a second phase adjusting step of inputting the second clock signal obtained by said second clock generating step, wherein there is included a selecting step of selecting any one of said first and second phase adjusting steps, and wherein said first and second phase adjusting steps include a delay generating step of generating a plurality of delay clock signals by giving plural kings of delay quantities to the clock signals inputted, a clock distributing step of distributing a desired clock signal among said plurality of delay clock signals to one or more output terminals via the input terminal corresponding to the desired delay clock signal by use of an input terminal corresponding to the delay clock signal and an output terminal corresponding to said device, and a distribution control step of controlling the input terminal employed in said clock distributing step so that a phase of the delay clock signal obtained by said one clock distributing step and a phase of the delay clock signal obtained by another clock distributing step become equiphases at the input in said selecting step.
Claim 9
Dependent Claim
392 words
A clock distributing method of distributing clock signals obtained by a clock generating step of generating the clock signals to each of a plurality of devices, said method comprising: a phase adjusting step for adjusting a phase of the clock signal to distribute the clock signals obtained in said clock generating step to each of said plurality of devices, said phase adjusting step including: a delay generating step for generating a plurality of clock signals by imparting plural kinds of delay quantities to the clock signals obtained in said clock generating step; and a clock distributing step of distributing desired delay clock signals among a plurality of delay clock signals to one or more output terminals via the input terminals corresponding to the desired delay clock signals by use of input terminals corresponding to the respective delay clock signals and output terminals corresponding to said respective devices, wherein said clock generating step includes a first clock generating step of generating a first clock signal and a second clock generating step of generating a second clock signal assuming a phase different from that of the first clock signal, wherein said phase adjusting step includes a first phase adjusting step of inputting the first clock signal obtained by said first clock generating step and a second phase adjusting step of inputting the second clock signal obtained by said second clock generating step, wherein there is included a selecting step of selecting any one of said first and second phase adjusting steps, and wherein said first and second phase adjusting steps include a delay generating step of generating a plurality of delay clock signals by giving plural kings of delay quantities to the clock signals inputted, a clock distributing step of distributing a desired clock signal among said plurality of delay clock signals to one or more output terminals via the input terminal corresponding to the desired delay clock signal by use of an input terminal corresponding to the delay clock signal and an output terminal corresponding to said device, and a distribution control step of controlling the input terminal employed in said clock distributing step so that a phase of the delay clock signal obtained by said one clock distributing step and a phase of the delay clock signal obtained by another clock distributing step become equiphases at the input in said selecting step.
Claim 10
Dependent Claim
81 words
The clock distributing method according to claim 7, further comprising a phase measuring step of measuring a phase of the delay clock signal obtained in said one clock distributing step and a phase of the delay clock signal obtained in said other clock distributing step at the input in said selecting step, wherein said distribution control step is to select the input terminal used in said clock distributing step so that two phases obtained by said phase measuring step become equiphases.
Claim 11
Dependent Claim
45 words
The clock distributing method according to claim 7, wherein said first and second phase adjusting steps include a delay width setting step of setting a delay width defined as a basis of each delay quantity to stepwise change each of said plurality of delay quantities.
Claim 12
Dependent Claim
60 words
The clock distributing method according to claim 9, wherein said delay width setting step included in said first and second phase adjusting steps is to change the delay width to a different delay width to obtain a desired delay clock signal if no desired delay clock signal exists in the delay clock signals generated based on the stepwise delay quantities.
Claim 13
Dependent Claim
41 words
The clock distributing method according to claim 7, wherein said selecting step is to switch over, if an abnormality happens in one of said first and second phase adjusting steps, said one phase adjusting step to said other phase adjusting step.
Claim 14
Dependent Claim
113 words
The clock distributing method according to claim 7, further comprising a processing step of executing a process in each of a plurality of circuits provided in said respective devices, a delay generating step of generating the plurality of delay clock signals by imparting plural kinds of delay quantities to the clock signals selected by said selecting step and a clock distributing step of distributing a desired delay clock signal among the plurality of delay clock signals to one or more output terminals via the input terminal corresponding to the desired delay clock signal by use of an input terminal corresponding to the delay clock signal and an output terminal corresponding to said circuit.
References Cited (Backward Citations)
US3688200A
Cited
US3921079A
Cited
US4063308A
Cited
GB1531894A
Cited
GB2049334A
Cited
GB2127594A
Cited
US5007829A
Cited
US5278457A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-06-04 | 1999-12-04 | 2000-06-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-06-04 | 2003-12-04 | 2004-06-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-06-04 | 2007-12-04 | 2008-06-04 | $7700.00 | Window Closed / Lapsed |