Patent US5521948A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5521948A Expired / Lapsed US ⏱️ 0.0 years remaining

Frequency synthesizer

Assignee: Sony Corp
•
Filing: 1995-04-21
•
Granted: 1996-05-28
•
Expires: 2015-04-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A frequency synthesizer includes a voltage-controlled oscillator, frequency dividing circuits, a signal source, phase comparing circuits, an adding circuit, a converting circuit and a control circuit. The frequency dividing circuits divide an output supplied thereto from the voltage-controlled oscillator with frequency-dividing ratios of 1/N and 1/(N+1) where N is an arbitrary integer. The signal source outputs a reference frequency signal. The phase comparing circuits phase-compare a signal divided by N supplied thereto from one frequency dividing circuit and a signal divided by (N+1) supplied thereto from another frequency dividing circuit and the reference frequency signal from the signal source. The adding circuit adds a signal which results from phase-comparing the reference frequency signal output from the phase comparing circuit and the signal divided by N and a signal which results from phase-comparing the reference frequency signal output from the phase comparing circuit and the signal divided by (N+1). The converting circuit converts an output from the adding circuit to a DC signal and supplies the same to the voltage-controlled oscillator. The control circuit controls frequency-dividing ratios of the frequency dividing circuits. The control circuit cyclically changes the frequency-dividing ratios of the frequency dividing circuits to 1/N or 1/(N+1).

Inventors

  • 👤 Isao Takeuchi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 19:50
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/16; H03L7/18; H03L7/197; H03L7/1974; H03L7/08; H03L7/085; H03L7/087

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 209 words
A frequency synthesizer comprising: voltage-controlled oscillating means; frequency-dividing means for dividing an output from said voltage-controlled oscillating means with a frequency-dividing ratio of 1/N and with a frequency-dividing ratio of 1/(N+1) for providing at least two frequency divided output signals, where N is an arbitrary integer; a signal source for outputting a reference frequency signal; phase comparing means for phase-comparing said frequency divided output signals having said frequency-dividing ratios of 1/N and 1(N+1) from said frequency-dividing means and said reference frequency signal supplied thereto from said signal source; adding means for adding a first signal from said phase comparing means resulting from phase-comparing said reference frequency signal and said signal frequency-divided by said frequency-dividing ratio of 1/N and a second signal from said phase comparing means resulting from phase-comparing said reference frequency signal and said signal frequency-divided by said frequency-dividing ratio of 1/(N+1); converting means for converting an output from said adding means and supplying a DC output for controlling said voltage-controlled oscillating means; and control means receiving one of said at least two frequency divided output signals for controlling said frequency-dividing ratios of said frequency-dividing means, wherein said control means changes said frequency-dividing ratio of said frequency-dividing means to 1/N or 1/(N+1) cyclically and on an alternating basis.
Claim 2
Dependent Claim 209 words
A frequency synthesizer comprising: voltage-controlled oscillating means; frequency-dividing means for dividing an output from said voltage-controlled oscillating means with a frequency-dividing ratio of 1/N and with a frequency-dividing ratio of 1/(N+1) for providing at least two frequency divided output signals, where N is an arbitrary integer; a signal source for outputting a reference frequency signal; phase comparing means for phase-comparing said frequency divided output signals having said frequency-dividing ratios of 1/N and 1(N+1) from said frequency-dividing means and said reference frequency signal supplied thereto from said signal source; adding means for adding a first signal from said phase comparing means resulting from phase-comparing said reference frequency signal and said signal frequency-divided by said frequency-dividing ratio of 1/N and a second signal from said phase comparing means resulting from phase-comparing said reference frequency signal and said signal frequency-divided by said frequency-dividing ratio of 1/(N+1); converting means for converting an output from said adding means and supplying a DC output for controlling said voltage-controlled oscillating means; and control means receiving one of said at least two frequency divided output signals for controlling said frequency-dividing ratios of said frequency-dividing means, wherein said control means changes said frequency-dividing ratio of said frequency-dividing means to 1/N or 1/(N+1) cyclically and on an alternating basis.
Claim 3
Dependent Claim 56 words
A frequency synthesizer according to claim 1, wherein said frequency dividing means includes at least two frequency dividers each for dividing an input signal by said frequency-dividing ratios of 1/N and 1/(N+1) and said control means switches said frequency-dividing ratio to 1/N or 1/(N+1) based on an output signal from one of said two frequency dividers.
Claim 4
Dependent Claim 66 words
A frequency synthesizer according to claim 2, wherein said phase comparing means includes at least two phase comparators supplied with said reference frequency signal from said signal source for phase-comparing said frequency divided output signals from said two frequency dividers and said reference frequency signal from said signal source, and wherein output signals from said at least two phase comparators are supplied to said adding means.
Claim 5
Dependent Claim 106 words
A frequency synthesizer according to claim 1, wherein said frequency dividing means includes first and second frequency dividers each for dividing an input signal with said frequency-dividing ratios of 1/N and 1/(N+1), and wherein said control means controls said first frequency divider such that said frequency-dividing ratio of said first frequency divider is cyclically changed to 1/N and 1/(N+1) and controls said second frequency divider such that said frequency-dividing ratio of said second frequency divider is cyclically changed to 1/(N+1) and 1/N, whereby said voltage-controlled oscillating means outputs a frequency signal based on a frequency-dividing ratio of (N+0.5) times the frequency of said reference frequency signal.
Claim 6
Dependent Claim 71 words
A frequency synthesizer according to claim 1, wherein said frequency dividing means includes first, second, third and fourth frequency dividers each for dividing a respective input signal with said frequency-dividing ratios of 1/N and 1/(N+1) and sets frequency-dividing ratios of other meaning frequency dividers to 1/N cyclically, whereby said voltage-controlled oscillating means outputs a frequency signal based on a frequency-dividing ratio of (N+0.25) times the frequency of said reference frequency signal.
Claim 7
Dependent Claim 17 words
A frequency synthesizer according to claim 1, wherein said converting means is formed of a low-pass filter.

References Cited (Backward Citations)

US4888564A Cited
US4970473A Cited
US5038117A Cited
US5256981A Cited
US5365202A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-05-28 1999-11-27 2000-05-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-05-28 2003-11-27 2004-05-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-05-28 2007-11-27 2008-05-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag