Patent US5517062A successfully refreshed from Google Patents.
US5517062A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Stress released VLSI structure by the formation of porous intermetal layer
Assignee: United Microelectronics Corp
•
Filing: 1995-02-13
•
Granted: 1996-05-14
•
Expires: 2015-02-13
Abstract
Abstract A new method of forming stress releasing voids within the intermetal dielectric of an integrated circuit is achieved. A first layer of patterned metallization is provided over semiconductor device structures in and on a semiconductor substrate. A silicon oxide layer is deposited overlying the first patterned metal layer. A silicon nitride layer is deposited over the silicon oxide layer. A metal layer is deposited over the silicon nitride layer and etched to form silicon nodules on the surface of the silicon nitride layer. The silicon nitride layer is etched away to the underlying silicon oxide layer wherein the silicon nitride under the silicon nodules remains in the form of pillars. The surface of the silicon oxide layer is coated with a spin-on-glass material which is baked and cured. The silicon nodules and silicon nitride pillars are removed, leaving voids within the spin-on-glass layer. A second layer of silicon oxide is deposited overlying the spin-on-glass layer to complete formation of the porous intermetal dielectric of the said integrated circuit.
Inventors
- 👤 Water Lur
- 👤 J. Y. Wu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 23:52
CPC Classifications
H; H10; H10P; H10P14/00; H10P14/60; H10P14/69; H10P14/692; H10P14/6921; H10P14/6922; H10P14/63; H10P14/6326; H10P14/6342; H10P14/65; H10P14/6502; H10P14/6506; H10P14/6516; H10P14/6548; H10W; H10W20/00; H10W20/01; H10W20/071; H10W20/072; H10W20/40; H10W20/45; H10W20/46; H10P14/6328; H10P14/6334; H10P14/6336; H10P14/66; H10P14/665
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
130 words
The stress-released integrated circuit comprising: at least a first patterned metallization layer over semiconductor device structures including gate electrodes and source and drain regions in and on a semiconductor substrate; a porous intermetal dielectric layer comprising: a first silicon oxide layer overlying said at least a first patterned metal layer; a spin-on-glass layer overlying said first silicon oxide layer wherein there are holes having a diameter of between about 0.2 and 0.5 micrometers within said spin-on-glass layer; and a second layer of silicon oxide overlying said spin-on-glass layer; a second patterned metal layer contacting said at least a first patterned metal layer in openings through said porous intermetal dielectric layer; and a top passivation layer wherein said holes within said intermetal dielectric layer release thermal stresses within said integrated circuit.
Claim 2
Dependent Claim
130 words
The stress-released integrated circuit comprising: at least a first patterned metallization layer over semiconductor device structures including gate electrodes and source and drain regions in and on a semiconductor substrate; a porous intermetal dielectric layer comprising: a first silicon oxide layer overlying said at least a first patterned metal layer; a spin-on-glass layer overlying said first silicon oxide layer wherein there are holes having a diameter of between about 0.2 and 0.5 micrometers within said spin-on-glass layer; and a second layer of silicon oxide overlying said spin-on-glass layer; a second patterned metal layer contacting said at least a first patterned metal layer in openings through said porous intermetal dielectric layer; and a top passivation layer wherein said holes within said intermetal dielectric layer release thermal stresses within said integrated circuit.
Claim 3
Dependent Claim
29 words
The integrated circuit of claim 1 wherein said holes within said porous intermetal dielectric will reduce thermal stresses experienced by said substrate by two to three orders of magnitude.
Claim 4
Dependent Claim
22 words
The integrated circuit of claim 1 wherein said first silicon oxide layer has a thickness of between about 1000 and 7000 Angstroms.
Claim 5
Dependent Claim
20 words
The integrated circuit of claim 1 wherein said spin-on-glass layer has a thickness of between about 1000 and 5000 Angstroms.
Claim 6
Dependent Claim
23 words
The integrated circuit of claim 1 wherein said second layer of silicon oxide has a thickness of between about 2000 and 7000 Angstroms.
Claim 7
Dependent Claim
22 words
The integrated circuit of claim 1 wherein said holes within said spin-on-glass layer are not filled by said second silicon oxide layer.
Claim 8
Dependent Claim
66 words
A porous intermetal dielectric layer, between layers of metallization in an integrated circuit, comprising: a first silicon oxide layer overlying a first layer of said layers of metallization; a spin-on-glass layer overlying said first silicon oxide layer wherein there are holes having a diameter of between about 0.2 and 0.5 micrometers within said spin-on-glass layer; and a second layer of silicon oxide overlying said spin-on-glass layer.
Claim 9
Dependent Claim
66 words
A porous intermetal dielectric layer, between layers of metallization in an integrated circuit, comprising: a first silicon oxide layer overlying a first layer of said layers of metallization; a spin-on-glass layer overlying said first silicon oxide layer wherein there are holes having a diameter of between about 0.2 and 0.5 micrometers within said spin-on-glass layer; and a second layer of silicon oxide overlying said spin-on-glass layer.
Claim 10
Dependent Claim
23 words
The porous intermetal dielectric of claim 7 wherein said first silicon oxide layer has a thickness of between about 1000 and 7000 Angstroms.
Claim 11
Dependent Claim
21 words
The porous intermetal dielectric of claim 7 wherein said spin-on-glass layer has a thickness of between about 1000 and 5000 Angstroms.
Claim 12
Dependent Claim
24 words
The porous intermetal dielectric of claim 7 wherein said second layer of silicon oxide has a thickness of between about 2000 and 7000 Angstroms.
Claim 13
Dependent Claim
25 words
The porous intermetal dielectric of claim 7 wherein said holes reduce thermal stresses experienced by said integrated circuit by two to three orders of magnitude.
Claim 14
Dependent Claim
23 words
The porous intermetal dielectric of claim 7 wherein said holes within said spin-on-glass layer are not filled by said second silicon oxide layer.
Claim 15
Dependent Claim
142 words
The stress-released integrated circuit comprising: at least a first patterned metallization layer over semiconductor device structures including gate electrodes and source and drain regions in and on a semiconductor substrate; a porous intermetal dielectric layer comprising: a first silicon oxide layer overlying said at least a first patterned metal layer; a spin-on-glass layer overlying said first silicon oxide layer wherein there are holes having a diameter of between about 0.2 and 0.5 micrometers within said spin-on-glass layer; and a second layer of silicon oxide overlying said spin-on-glass layer wherein said holes are not filled by said second silicon oxide layer; a second patterned metal layer contacting said at lease a first patterned metal layer in openings through said porous intermetal dielectric layer; and a top passivation layer wherein said holes within said intermetal dielectric layer release thermal stresses within said integrated circuit.
Claim 16
Dependent Claim
142 words
The stress-released integrated circuit comprising: at least a first patterned metallization layer over semiconductor device structures including gate electrodes and source and drain regions in and on a semiconductor substrate; a porous intermetal dielectric layer comprising: a first silicon oxide layer overlying said at least a first patterned metal layer; a spin-on-glass layer overlying said first silicon oxide layer wherein there are holes having a diameter of between about 0.2 and 0.5 micrometers within said spin-on-glass layer; and a second layer of silicon oxide overlying said spin-on-glass layer wherein said holes are not filled by said second silicon oxide layer; a second patterned metal layer contacting said at lease a first patterned metal layer in openings through said porous intermetal dielectric layer; and a top passivation layer wherein said holes within said intermetal dielectric layer release thermal stresses within said integrated circuit.
Claim 17
Dependent Claim
22 words
The integrated circuit of claim 13 wherein said first silicon oxide layer has a thickness of between about 1000 and 7000 Angstroms.
Claim 18
Dependent Claim
20 words
The integrated circuit of claim 13 wherein said spin-on-glass layer has a thickness of between about 1000 and 5000 Angstroms.
Claim 19
Dependent Claim
22 words
The integrated circuit of claim 13 wherein said second silicon oxide layer has a thickness of between about 2000 and 7000 Angstroms.
References Cited (Backward Citations)
US4654269A
Cited
EP0333132A2
Cited
US5099304A
Cited
US5119164A
Cited
US5302551A
Cited
US5278103A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-05-14 | 1999-11-13 | 2000-05-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-05-14 | 2003-11-13 | 2004-05-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-05-14 | 2007-11-13 | 2008-05-14 | $7700.00 | Window Closed / Lapsed |