US5513377A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Input-output element has self timed interface using a received clock signal to individually phase aligned bits received from a parallel bus
Assignee: Cisco Technology Inc
•
Filing: 1994-06-17
•
Granted: 1996-04-30
•
Expires: 2014-06-17
Abstract
Abstract An enhanced input-output element has a self-timed interface (STI) in which a clock signal clocks bit serial data onto a parallel, electrically conductive bus and the clock signal is transmitted on a separate line of the bus. The received data on each line of the bus is individually phase aligned with the clock signal to provide a cost effective, modular, broadband, input/output element that can serve economically two channels and is modularly scalable to serve several hundred channels.
Inventors
- 👤 Robert S. Capowski
- 👤 Daniel F. Casper
- 👤 Frederick J. Cox
- 👤 Frank D. Ferraiolo
- 👤 Marten J. Halma
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 20:11
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/42; G06F13/4204; G06F13/4221; G06F13/423
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
166 words
An input-output element for coupling digital data at high data rates between a host processor and a plurality of input-output controllers, comprising in combination: a host processor; a high-speed, self-timed interface; an input-output channel sub-element; a plurality of input-output channels connecting said input-output sub-element respectively to a plurality of input-output controllers; said high-speed, self-timed interface connecting said host processor to said input-output channel sub-element; said high speed, self-timed interface including a transmitting node for transmitting a digital data and a clock signal and a receiving node for receiving said digital data and said clock signal, said transmitting node connected to said receiving node by a parallel data bus to individual lines to which a digital data stream is coupled by said clock signal at said transmitting node, said bus including a separate line for transmitting said clock signal, and said receiving node including means to phase align each bit of said digital data stream on each of said lines separately with respect to said clock signal.
Claim 2
Dependent Claim
166 words
An input-output element for coupling digital data at high data rates between a host processor and a plurality of input-output controllers, comprising in combination: a host processor; a high-speed, self-timed interface; an input-output channel sub-element; a plurality of input-output channels connecting said input-output sub-element respectively to a plurality of input-output controllers; said high-speed, self-timed interface connecting said host processor to said input-output channel sub-element; said high speed, self-timed interface including a transmitting node for transmitting a digital data and a clock signal and a receiving node for receiving said digital data and said clock signal, said transmitting node connected to said receiving node by a parallel data bus to individual lines to which a digital data stream is coupled by said clock signal at said transmitting node, said bus including a separate line for transmitting said clock signal, and said receiving node including means to phase align each bit of said digital data stream on each of said lines separately with respect to said clock signal.
Claim 3
Dependent Claim
21 words
An input-output element as in claim 1 wherein said input-output sub-element and said self-timed interface each support up to 32 channels.
Claim 4
Dependent Claim
20 words
An input-output element as in claim 1 wherein each input-output sub-element operates asynchronously with respect to a host clock signal.
References Cited (Backward Citations)
US4050097A
Cited
US4371962A
Cited
US4694472A
Cited
US4797951A
Cited
US4771440A
Cited
US5022057A
Cited
US5121381A
Cited
US4914429A
Cited
JPH02166918A
Cited
US5051990A
Cited
US5113385A
Cited
US4965884A
Cited
JPH05175945A
Cited
JPH0653955A
Cited
US5400370A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-04-30 | 1999-10-30 | 2000-04-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-04-30 | 2003-10-30 | 2004-04-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-04-30 | 2007-10-30 | 2008-04-30 | $7700.00 | Window Closed / Lapsed |