US5511181A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Polycyclic timing system and apparatus for pipelined computer operation
Assignee: Apple Inc
•
Filing: 1993-04-26
•
Granted: 1996-04-23
•
Expires: 2013-04-26
Abstract
Abstract A polycyclic timing system and an apparatus for pipelined computer operation comprises a master state machine and a slave state machine. The master state machine produces a plurality of control signals in response to a clock signal. The master state machine comprises an oscillator, a plurality of data storage elements, and a next state feedback network. The oscillator is used to produce a clock signal that triggers the storage elements. The next state feedback network determines the control signals to output based on the current output data storage elements using logic in the next state feedback network. The slave state machine receives the control signals and uses them to produce several asynchronous pulse streams. The slave state machine preferably comprises a plurality of pulse forming state machines and a plurality of pulse transmission amplifiers. Each of pulse forming state machine is an edge to pulse converter that produces at least one pulse in response to a control signal received from the master state machine.
Inventors
- 👤 Michael A. Baxter
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 20:25
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/38; G06F9/3867; G06F9/3869; H; H03; H03K; H03K5/00; H03K5/15; H03K5/15013; H03K5/15026
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
387 words
An apparatus for generating a plurality of clock signals synchronously originated with independent phase, said apparatus comprising: a master state machine having a first and second output, and including an oscillator that generates a master clock signal, said master state machine producing a first and a second synchronous control signal in response to the master clock signal, said master state machine providing the first synchronous control signal at the first output and the second synchronous control signal at the second output; and a slave state machine including first and second pulse forming state machines, each of said first and second pulse forming state machines having an input and an output, the input of the first pulse forming state machine coupled to receive the first synchronous control signal and the input of the second pulse forming state machine coupled to receive the second synchronous control signal each of said first and second pulse forming state machine further comprising: a dual trigger flip-flop having first trigger input, a second trigger input, an output and an inverted output; a first delay circuit having an input and an output, the input of the first delay circuit coupled to the output of the flip-flop; a second delay circuit having an input and an output, the input of the second delay circuit coupled to the inverted output of the flip-flop; an AND gate having a first input and a second input and an output, the output of the AND gate coupled to the second trigger input, the first input of the AND gate coupled to the output of the second delay circuit, and the second input coupled to receive a signal from the master state machine; and an OR gate having a first input and second input and an output, the output of the OR gate coupled to the first trigger input, the first input of the OR gate couple to the output of the first delay circuit and the second input of the OR gate coupled to receive a signal from the master state machine; and a first and second pulse transmission amplifiers, each having an input and an output for receiving, amplifying and the outputting a signal, the inputs of the first and second pulse transmission amplifiers coupled to the output of the first and second pulse forming state machines, respectively.
Claim 2
Independent Claim
387 words
An apparatus for generating a plurality of clock signals synchronously originated with independent phase, said apparatus comprising: a master state machine having a first and second output, and including an oscillator that generates a master clock signal, said master state machine producing a first and a second synchronous control signal in response to the master clock signal, said master state machine providing the first synchronous control signal at the first output and the second synchronous control signal at the second output; and a slave state machine including first and second pulse forming state machines, each of said first and second pulse forming state machines having an input and an output, the input of the first pulse forming state machine coupled to receive the first synchronous control signal and the input of the second pulse forming state machine coupled to receive the second synchronous control signal each of said first and second pulse forming state machine further comprising: a dual trigger flip-flop having first trigger input, a second trigger input, an output and an inverted output; a first delay circuit having an input and an output, the input of the first delay circuit coupled to the output of the flip-flop; a second delay circuit having an input and an output, the input of the second delay circuit coupled to the inverted output of the flip-flop; an AND gate having a first input and a second input and an output, the output of the AND gate coupled to the second trigger input, the first input of the AND gate coupled to the output of the second delay circuit, and the second input coupled to receive a signal from the master state machine; and an OR gate having a first input and second input and an output, the output of the OR gate coupled to the first trigger input, the first input of the OR gate couple to the output of the first delay circuit and the second input of the OR gate coupled to receive a signal from the master state machine; and a first and second pulse transmission amplifiers, each having an input and an output for receiving, amplifying and the outputting a signal, the inputs of the first and second pulse transmission amplifiers coupled to the output of the first and second pulse forming state machines, respectively.
Claim 3
Independent Claim
421 words
An apparatus for generating a plurality of clock signals synchronously originated with independent phase, said apparatus comprising: a master state machine having a fist and a second output, and including an oscillator that generates a master clock signal, said master state machine producing a first and a second synchronous control signal in response to the master clock signal, said master state machine providing the first synchronous control signal at the first output and the second synchronous control signal at the second output; and a slave state machine including first and second pulse forming state machines, each of said first and second pulse forming state machines having an input and an output, the input of the first pulse forming state machine coupled to receive the first synchronous control signal and the input of the second pulse forming state machine coupled to receive the second synchronous control signal each of said first and second pulse forming state machines further comprising: a first flip-flop having a set input, a rest input, and an output, the set input of the first flip-flop coupled to receive a signal from the master state machine; a transmission line having a first end, a second end and a plurality of taps there between, the first end coupled to the output of the first flip-flop, and the second end coupled to reset input of the first flip-flop; a first gate having a first input and a second input and an output, the first input of the first gate coupled to one of the plurality of taps, the second input of the first gate coupled to one of the plurality of taps; a second gate having a first input and a second input and an output, the first input of the second gate coupled to one of the plurality of taps, the second input of the second gate coupled to one of the plurality of taps; and a second flip-flop having an set input, a reset input, and an output, the set input of the second flip-flop coupled to output of the first gate and the reset input of the second flip-flop coupled to output of the second gate, the output of the second flip-flop providing the output of the pulse forming state machine. and a first and second pulse transmission amplifiers, each having an input and an output for receiving, amplifying and then outputting a signal, the inputs of the first and second pulse transmission amplifiers coupled to the output of the first and second pulse forming state machines, respectively.
Claim 4
Independent Claim
421 words
An apparatus for generating a plurality of clock signals synchronously originated with independent phase, said apparatus comprising: a master state machine having a fist and a second output, and including an oscillator that generates a master clock signal, said master state machine producing a first and a second synchronous control signal in response to the master clock signal, said master state machine providing the first synchronous control signal at the first output and the second synchronous control signal at the second output; and a slave state machine including first and second pulse forming state machines, each of said first and second pulse forming state machines having an input and an output, the input of the first pulse forming state machine coupled to receive the first synchronous control signal and the input of the second pulse forming state machine coupled to receive the second synchronous control signal each of said first and second pulse forming state machines further comprising: a first flip-flop having a set input, a rest input, and an output, the set input of the first flip-flop coupled to receive a signal from the master state machine; a transmission line having a first end, a second end and a plurality of taps there between, the first end coupled to the output of the first flip-flop, and the second end coupled to reset input of the first flip-flop; a first gate having a first input and a second input and an output, the first input of the first gate coupled to one of the plurality of taps, the second input of the first gate coupled to one of the plurality of taps; a second gate having a first input and a second input and an output, the first input of the second gate coupled to one of the plurality of taps, the second input of the second gate coupled to one of the plurality of taps; and a second flip-flop having an set input, a reset input, and an output, the set input of the second flip-flop coupled to output of the first gate and the reset input of the second flip-flop coupled to output of the second gate, the output of the second flip-flop providing the output of the pulse forming state machine. and a first and second pulse transmission amplifiers, each having an input and an output for receiving, amplifying and then outputting a signal, the inputs of the first and second pulse transmission amplifiers coupled to the output of the first and second pulse forming state machines, respectively.
Claim 5
Dependent Claim
41 words
The apparatus of claim 2, wherein the pulse forming state machines further comprise a line driver coupled between the output of the first flip-flop and the transmission line for driving the signal output by the first flip-flop across the transmission line.
Claim 6
Dependent Claim
14 words
The apparatus of claim 2, wherein the first and second gates are exclusive-or gates.
Claim 7
Dependent Claim
72 words
The apparatus of claim 2, wherein the transmission line has a first tap, a second tap, a third tap, and a fourth tap, the first tap coupled to the first input of the first gate, the second tap coupled to the first input of the second gate, the third tap coupled to the second input of the first gate, and the fourth tap coupled to the second input of the second gate.
Claim 8
Independent Claim
194 words
An apparatus for generating a plurality of pluses from an edge of an input signal, the apparatus comprising: a dual trigger flip-flop having a first trigger input, a second trigger input, and output and an inverted output; a first delay circuit having an input and an output, the input of the first delay circuit coupled to the output of the flip-flop; a second delay circuit having an input and an output, the input of the second delay circuit coupled to the inverted output of the flip-flop; an AND gate having a first input and a second input and an output, the output of the AND gate coupled to the second trigger input, the first input of the AND gate coupled to the output of the second delay circuit, and the second input coupled to receive the input; and an OR gate having a first input and a second input and an output, the output of the OR gate coupled to the first trigger input, the first input of the OR gate coupled to the output of the first delay circuit, and the second input of the OR gate coupled to receive the input signal.
Claim 9
Independent Claim
194 words
An apparatus for generating a plurality of pluses from an edge of an input signal, the apparatus comprising: a dual trigger flip-flop having a first trigger input, a second trigger input, and output and an inverted output; a first delay circuit having an input and an output, the input of the first delay circuit coupled to the output of the flip-flop; a second delay circuit having an input and an output, the input of the second delay circuit coupled to the inverted output of the flip-flop; an AND gate having a first input and a second input and an output, the output of the AND gate coupled to the second trigger input, the first input of the AND gate coupled to the output of the second delay circuit, and the second input coupled to receive the input; and an OR gate having a first input and a second input and an output, the output of the OR gate coupled to the first trigger input, the first input of the OR gate coupled to the output of the first delay circuit, and the second input of the OR gate coupled to receive the input signal.
Claim 10
Independent Claim
230 words
An apparatus for generating a plurality of pluses from an edge of an input signal, the apparatus comprising: a first flip-flop having a set input, a reset input, and an output, the set input of the first flip-flop coupled to receive the input signal; a transmission line having a first end, a second end and a plurality of taps there between, the first end coupled to the output of the first flip-flop, and the second end coupled to reset input of the first flip-flop; a first gate having a first input and a second input and an output, the first input of the first gate coupled to one of the plurality of taps, the second input of the first gate coupled to one of the plurality of taps; a second gate having a first input and a second input and an output, the first input of the second gate coupled to one of the plurality of taps, the second input of the second gate coupled to one of the plurality of taps; and a second flip-flop having an set input, a reset input, and an output, the set input of the second flip-flop coupled to output of the first gate and the reset input of the second flip-flop coupled to output of the second gate, the output of the second flip-flop providing the output of the pulse forming state machine.
Claim 11
Independent Claim
230 words
An apparatus for generating a plurality of pluses from an edge of an input signal, the apparatus comprising: a first flip-flop having a set input, a reset input, and an output, the set input of the first flip-flop coupled to receive the input signal; a transmission line having a first end, a second end and a plurality of taps there between, the first end coupled to the output of the first flip-flop, and the second end coupled to reset input of the first flip-flop; a first gate having a first input and a second input and an output, the first input of the first gate coupled to one of the plurality of taps, the second input of the first gate coupled to one of the plurality of taps; a second gate having a first input and a second input and an output, the first input of the second gate coupled to one of the plurality of taps, the second input of the second gate coupled to one of the plurality of taps; and a second flip-flop having an set input, a reset input, and an output, the set input of the second flip-flop coupled to output of the first gate and the reset input of the second flip-flop coupled to output of the second gate, the output of the second flip-flop providing the output of the pulse forming state machine.
References Cited (Backward Citations)
US4128880A
Cited
US4195352A
Cited
US4390969A
Cited
US4386401A
Cited
US4980577A
Cited
US5291588A
Cited
US5151995A
Cited
US4984192A
Cited
US5177679A
Cited
US5127093A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-04-23 | 1999-10-23 | 2000-04-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-04-23 | 2003-10-23 | 2004-04-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-04-23 | 2007-10-23 | 2008-04-23 | $7700.00 | Window Closed / Lapsed |