Patent US5509139A successfully refreshed from Google Patents.
US5509139A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Circuit for disabling an address masking control signal using OR gate when a microprocessor is in a system management mode
Assignee: Samsung Electronics Co Ltd
•
Filing: 1993-03-22
•
Granted: 1996-04-16
•
Expires: 2013-03-22
Abstract
Abstract A system management mode address correction system for a computer provides correct address values on the address bus when the computer is in system management mode. Conventionally, bit 20 of the microprocessor's address outputs may be masked by asserting the FORCE A20 signal. The computer system also operates in a system management mode, which requires all of the address bits to be available for proper access to the system management interrupt vector. When the computer is in system management mode, the computer's microprocessor asserts a system management interrupt active (SMIACT*) signal. This signal is provided to a circuit which also receives the FORCE A20 signal. While the SMIACT signal is deactivated, the control circuit provides the true FORCE A20 signal to the computer system. When an SMI occurs, the SMIACT signal is activated and the FORCE A20 signal is disabled. As a result, the address generated by the microprocessor is asserted on the address bus.
Inventors
- 👤 Basem A. Ayash
- 👤 Gary W. Thome
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 22:03
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/46; G06F9/48; G06F9/4806; G06F9/4812; G06F12/00; G06F12/02; G06F13/00; G06F13/14; G06F13/20; G06F13/24; G06F9/461; G06F9/463
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
227 words
A system management mode address correction system for a computer having a microprocessor, the microprocessor having n address outputs and a register having n bits for providing values to the n address outputs, the n address outputs having a rollover effect as the values are incremented, the microprocessor further having a masking means responsive to a masking control signal for masking at least one of the n address outputs so that as the values are incremented the register values at the n address outputs simulate the rollover effect of a register having less than n bits and wherein the microprocessor can operate in a system management mode which utilizes all n bits of the n address outputs, the system management mode address correction system comprising: means for selectively providing the masking control signal to the masking means; determining means connected to the microprocessor for determining if the microprocessor is operating in system management mode; and disabling means responsive to said determining means and connected to said means for providing the mask control signal for disabling said masking control signal when the microprocessor is in system management mode, wherein said disabling means includes an OR gate, the OR gate having an output providing the masking control signal connected to the microprocessor, a first input receiving the masking control signal and a second input connected to said determining means.
Claim 2
Independent Claim
227 words
A system management mode address correction system for a computer having a microprocessor, the microprocessor having n address outputs and a register having n bits for providing values to the n address outputs, the n address outputs having a rollover effect as the values are incremented, the microprocessor further having a masking means responsive to a masking control signal for masking at least one of the n address outputs so that as the values are incremented the register values at the n address outputs simulate the rollover effect of a register having less than n bits and wherein the microprocessor can operate in a system management mode which utilizes all n bits of the n address outputs, the system management mode address correction system comprising: means for selectively providing the masking control signal to the masking means; determining means connected to the microprocessor for determining if the microprocessor is operating in system management mode; and disabling means responsive to said determining means and connected to said means for providing the mask control signal for disabling said masking control signal when the microprocessor is in system management mode, wherein said disabling means includes an OR gate, the OR gate having an output providing the masking control signal connected to the microprocessor, a first input receiving the masking control signal and a second input connected to said determining means.
Claim 3
Dependent Claim
37 words
The system management mode address correction system of claim 1, wherein the microprocessor is an Intel Corporation Pentium compatible microprocessor, and wherein said determining means includes a system management interrupt active signal generated by the Pentium microprocessor.
Claim 4
Dependent Claim
14 words
The system management mode address correction system of claim 1, wherein n is 36.
Claim 5
Dependent Claim
37 words
The system management mode address correction system of claim 3, wherein the masking means masks bit 20 of the n address outputs so that the register output simulates the rollover effect of a register having 20 bits.
Claim 6
Dependent Claim
52 words
The system management mode address correction system of claim 1, wherein n is 36 and the microprocessor is an Intel Corporation Pentium compatible microprocessor having an address bit 20 mask signal input, and wherein the masking means is connected to said address bit 20 mask signal input of the Pentium compatible microprocessor.
Claim 7
Dependent Claim
165 words
A computer system having corrected system management mode addressing, comprising: a microprocessor capable of initiating a system management interrupt routine, including: means for asserting a system management interrupt active signal while said system management interrupt routine is in progress; a set of n address outputs having a rollover effect as the n address outputs are incremented; and means responsive to a masking control signal for masking one of said n address outputs; means for selectively providing the masking control signal to said masking means; and address correction means responsive to the system management interrupt active signal assertion means and connected to said means for selectively providing the masking control signal for disabling said masking control signal when said system management interrupt active signal is asserted, wherein said disabling means includes an OR gate, the OR gate having an output connected to the microprocessor, a first input receiving said masking control signal, and a second input connected to said system management interrupt active signal assertion means.
Claim 8
Dependent Claim
165 words
A computer system having corrected system management mode addressing, comprising: a microprocessor capable of initiating a system management interrupt routine, including: means for asserting a system management interrupt active signal while said system management interrupt routine is in progress; a set of n address outputs having a rollover effect as the n address outputs are incremented; and means responsive to a masking control signal for masking one of said n address outputs; means for selectively providing the masking control signal to said masking means; and address correction means responsive to the system management interrupt active signal assertion means and connected to said means for selectively providing the masking control signal for disabling said masking control signal when said system management interrupt active signal is asserted, wherein said disabling means includes an OR gate, the OR gate having an output connected to the microprocessor, a first input receiving said masking control signal, and a second input connected to said system management interrupt active signal assertion means.
Claim 9
Dependent Claim
39 words
The computer system of claim 6, wherein said microprocessor is an Intel Corporation Pentium compatible microprocessor, and wherein said system management interrupt active signal assertion means includes the system management interrupt active signal generated by the Pentium compatible microprocessor.
Claim 10
Dependent Claim
10 words
The computer system of claim 6, wherein n is 36.
Claim 11
Dependent Claim
52 words
The computer system of claim 8, wherein the masking means masks bit 20 of the n address outputs so that as the n address outputs are incremented the n address output simulates the rollover effect of a set of n address outputs having 20 bits when said masking control signal is asserted.
Claim 12
Dependent Claim
48 words
The computer system of claim 7, wherein the microprocessor is a Pentium compatible microprocessor having an address bit 20 mask signal input, and wherein said means for selectively providing the masking control signal is connected to the address bit 20 mask signal input of the Pentium compatible microprocessor.
References Cited (Backward Citations)
US4580240A
Cited
US5027273A
Cited
US4926322A
Cited
US5226122A
Cited
US5381530A
Cited
US5063499A
Cited
EP0426386A2
Cited
US5283889A
Cited
US5175853A
Cited
US5261114A
Cited
US5255379A
Cited
US5303378A
Cited
US5274834A
Cited
US5392420A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-04-16 | 1999-10-16 | 2000-04-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-04-16 | 2003-10-16 | 2004-04-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-04-16 | 2007-10-16 | 2008-04-16 | $7700.00 | Window Closed / Lapsed |