Patent US5504882A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5504882A Expired / Lapsed US ⏱️ 0.0 years remaining

Fault tolerant data storage subsystem employing hierarchically arranged controllers

Assignee: International Business Machines Corp
•
Filing: 1994-06-20
•
Granted: 1996-04-02
•
Expires: 2014-06-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A fault tolerant disk storage subsystem which includes a multipath dynamically alterable hierarchical arrangement of storage device controllers. Multiple storage device controllers are provided which are each adapted to emulate a storage device and which each include a cache memory which has multiple data input ports and multiple data output ports. A processing element within the storage device controller is utilized to selectively interconnect particular data input ports with selected data output ports to provide multiple paths within the storage device controller. An interconnection is then provided for coupling a data output port of one or storage device controller with a data input port of one more alternate storage device controllers which emulate storage devices, creating an alterable hierarchical arrangement of storage device controllers. Storage devices are then coupled to each of the lowest levels of the hierarchical arrangement of storage device controllers. As the storage device controllers may very in type and capability, various combinations of access speed and redundancy may be provided.

Inventors

  • 👤 Philip K. Chai
  • 👤 Chan Y. Ng
  • 👤 John R. Paveza
  • 👤 Lloyd R. Shipman, Jr.
  • 👤 Christ J. Xydes

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 19:44
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/16; G06F11/20; G06F11/2053; G06F11/2056; G06F11/2087; G06F12/00; G06F12/02; G06F12/08; G06F12/0802; G06F12/0866; G06F3/00; G06F3/06; G06F3/0601; G11; G11C; G11C29/00; G11C29/70; G11C29/88; G06F11/08; G06F11/10; G06F11/1008; G06F11/2066; G06F12/0844; G06F12/0853; G06F3/0668; G06F3/0671; G06F3/0673; G11C29/74

Claims Analysis

Total Claims: 20
Claim 1
Independent Claim 133 words
A fault tolerant data storage subsystem, said data storage subsystem comprising: a plurality of storage device controllers adapted to emulate a storage device, each storage device controller having a cache memory which includes multiple data input ports, multiple data output ports and at least one processing element for selectively interconnecting a selected data input port with a selected data output port within said cache memory; an interconnection for coupling a data output port of said cache memory within a first storage device controller with a data input port of said cache memory within a second storage device controller; and a first storage device selectively coupled to a dam output port of said cache memory within said second storage device controller wherein a multipath dynamically alterable hierarchical arrangement of storage device controllers is established.
Claim 2
Dependent Claim 133 words
A fault tolerant data storage subsystem, said data storage subsystem comprising: a plurality of storage device controllers adapted to emulate a storage device, each storage device controller having a cache memory which includes multiple data input ports, multiple data output ports and at least one processing element for selectively interconnecting a selected data input port with a selected data output port within said cache memory; an interconnection for coupling a data output port of said cache memory within a first storage device controller with a data input port of said cache memory within a second storage device controller; and a first storage device selectively coupled to a dam output port of said cache memory within said second storage device controller wherein a multipath dynamically alterable hierarchical arrangement of storage device controllers is established.
Claim 3
Dependent Claim 46 words
The fault tolerant data storage subsystem according to claim 1, further including a second interconnection for coupling a data output port of said cache memory within said first storage device controller with a data input port of said cache memory within a third storage device controller.
Claim 4
Dependent Claim 33 words
The fault tolerant data storage subsystem according to claim 2, further including a second storage device selectively coupled to a data output port of said cache memory within said third storage device controller.
Claim 5
Dependent Claim 32 words
The fault tolerant data storage subsystem according to claim 1, further including a second storage device coupled to a data output port of said cache memory within said first storage device controller.
Claim 6
Dependent Claim 21 words
The fault tolerant data storage subsystem according to claim 2, wherein said first storage device controller comprises a RAID 1 controller.
Claim 7
Dependent Claim 21 words
The fault tolerant data storage subsystem according to claim 5, wherein said second storage device controller comprises a RAID 5 controller.
Claim 8
Dependent Claim 21 words
The fault tolerant data storage subsystem according to claim 6, wherein said third storage device controller comprises a RAID 5 controller.
Claim 9
Dependent Claim 26 words
The fault tolerant data storage subsystem according to claim 1, wherein each of said plurality of storage device controllers includes a plurality of redundant power supplies.
Claim 10
Dependent Claim 26 words
The fault tolerant data storage subsystem according to claim 1, wherein each of said plurality of storage device controllers includes a plurality of redundant cooling fans.
Claim 11
Dependent Claim 154 words
A data processing system comprising; a host processor; a plurality of storage device controllers adapted to emulate a storage device, each storage device controller having a cache memory which includes multiple data input ports, multiple data output ports and at least one processing element for selectively interconnecting a selective data input port with a selected data output port within said cache memory; a first interconnection for coupling said host processor to a data input port of said cache memory within a first storage device controller; a second interconnection for coupling a data output port of said cache memory within said first storage device controller with a data input port of said cache memory within a second storage device controller; and a first storage device selectively coupled to a data output port of said cache memory within said second storage device controller wherein a multipath dynamically alterable hierarchical arrangement of storage device controllers is established.
Claim 12
Dependent Claim 154 words
A data processing system comprising; a host processor; a plurality of storage device controllers adapted to emulate a storage device, each storage device controller having a cache memory which includes multiple data input ports, multiple data output ports and at least one processing element for selectively interconnecting a selective data input port with a selected data output port within said cache memory; a first interconnection for coupling said host processor to a data input port of said cache memory within a first storage device controller; a second interconnection for coupling a data output port of said cache memory within said first storage device controller with a data input port of said cache memory within a second storage device controller; and a first storage device selectively coupled to a data output port of said cache memory within said second storage device controller wherein a multipath dynamically alterable hierarchical arrangement of storage device controllers is established.
Claim 13
Dependent Claim 44 words
The data processing system according to claim 10, further including a third interconnection for coupling a data output port of said cache memory within said first storage device controller with a data input port of said cache memory within a third storage device controller.
Claim 14
Dependent Claim 31 words
The data processing system according to claim 11, further including a second storage device selectively coupled to a data output port of said cache memory within said third storage device controller.
Claim 15
Dependent Claim 30 words
The data processing system according to claim 10, further including a second storage device coupled to a data output port of said cache memory within said first storage device controller.
Claim 16
Dependent Claim 19 words
The data processing system according to claim 11, wherein said first storage device controller comprises a RAID 1 controller.
Claim 17
Dependent Claim 19 words
The data processing system according to claim 14, wherein said second storage device controller comprises a RAID 5 controller.
Claim 18
Dependent Claim 19 words
The data processing system according to claim 15, wherein said third storage device controller comprises a RAID 5 controller.
Claim 19
Dependent Claim 24 words
The data processing system according to claim 10, wherein each of said plurality of storage device controllers includes a plurality of redundant power supplies.
Claim 20
Dependent Claim 24 words
The data processing system according to claim 10, wherein each of said plurality of storage device controllers includes a plurality of redundant cooling fans.

References Cited (Backward Citations)

US3964056A Cited
US4092732A Cited
US4825403A Cited
US4608688A Cited
US4667326A Cited
US4942579A Cited
US5051887A Cited
US4993030A Cited
US5249279A Cited
US5140592A Cited
US5313626A Cited
US5396596A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-04-02 1999-10-02 2000-04-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-04-02 2003-10-02 2004-04-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-04-02 2007-10-02 2008-04-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag