← Back to Patent Explorer
US5249279A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for controlling disk array operations by receiving logical disk requests and translating the requests to multiple physical disk specific commands

Assignee: Hewlett Packard Development Co LP
•
Filing: 1989-11-03
•
Granted: 1993-09-28
•
Expires: 2009-11-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A bus master interface command protocol for use with a computer system having an intelligent mass storage disk array subsystem, including a bus master and microprocessor controller. The command protocol permits the computer system to issue disk array commands to the controller at a logical level without having to issue disk specific commands. The disk array subsystem microprocessor controller reads the logical commands, translates the commands into smaller disk specific commands, and queues the disk specific commands for processing. Upon completion of the logical command, the bus master controller asserts control over the computer system bus and manages the transfer of data to or from the computer system memory. The management of the disk array subsystem and the transfer of data is effectively off-loaded from the system processor permitting more efficient use of the processor.

Inventors

  • 👤 David S. Schmenk
  • 👤 David L. Grant
  • 👤 Stephen M. Schultz
  • 👤 E. David Neufeld
  • 👤 David L. Flower

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 13:14
CPC Classifications
G; G06; G06F; G06F3/00; G06F3/06; G06F3/0601; G06F3/0668; G06F3/0671; G06F3/0673

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 223 words
A method for managing the transfer of data between a host computer, the host computer including a housing, a host processor, a host bus and host memory, an input/output bus and a disk array, the disk array being in communication with the host bus and including a plurality of physical disk drives organized as a logical disk drive, a microprocessor-based disk array controller and memory, the disk array controller and memory being on a single circuit board connected to the input/output bus, the method comprising the steps of: the host computer generating a logical disk access request, said logical disk access request being stored in the host memory at a host memory address; the host computer notifying the disk array controller of the existence and address of said logical disk access request; the disk array controller retrieving said logical disk access request from the host computer memory; the disk array controller translating said logical disk access request into at least one disk specific command to access one or more disk drives within the disk array independent of the host computer; the disk array controller processing said disk specific command; the disk array controller managing the transfer of data between the disk array and the host computer; and the disk array controller notifying the host computer when said logical disk access request has completed.
Claim 2
Independent Claim 223 words
A method for managing the transfer of data between a host computer, the host computer including a housing, a host processor, a host bus and host memory, an input/output bus and a disk array, the disk array being in communication with the host bus and including a plurality of physical disk drives organized as a logical disk drive, a microprocessor-based disk array controller and memory, the disk array controller and memory being on a single circuit board connected to the input/output bus, the method comprising the steps of: the host computer generating a logical disk access request, said logical disk access request being stored in the host memory at a host memory address; the host computer notifying the disk array controller of the existence and address of said logical disk access request; the disk array controller retrieving said logical disk access request from the host computer memory; the disk array controller translating said logical disk access request into at least one disk specific command to access one or more disk drives within the disk array independent of the host computer; the disk array controller processing said disk specific command; the disk array controller managing the transfer of data between the disk array and the host computer; and the disk array controller notifying the host computer when said logical disk access request has completed.
Claim 3
Dependent Claim 47 words
The method of claim 1, wherein the step of the host computer generating a logical disk access request further includes the step of the host computer generating a command list corresponding to said logical disk access request, said command list including at least one disk access command.
Claim 4
Dependent Claim 50 words
The method of claim 2, wherein the step of the host computer generating a command list further includes the step of the host computer specifying a logical disk array address, command completion information, command priority information, host memory address and size for each disk access command within the command list.
Claim 5
Dependent Claim 57 words
The method of claim 3, wherein the step of the disk array controller translating said logical disk access request into disk specific commands includes the steps of: the disk array controller reading said command list; the disk array controller generating at least one disk specific command, said disk specific command including command function and disk seek information.
Claim 6
Dependent Claim 62 words
The method of claim 4, wherein the step of the disk array controller processing said disk specific commands includes the steps of: the disk array processor queuing said disk specific commands based on said command priority information specified in said command list; and the disk array controller transferring said disk specific commands to individual disk drives within the disk array for execution.
Claim 7
Dependent Claim 81 words
The method of claim 1, wherein the step of the disk array controller managing the transfer of data between the disk array and the host computer further includes the steps of: the disk array controller asserting control over the host computer bus; the disk array controller determining the a data width size for the data transfer; the disk array controller transferring data to or from the host computer memory; and the disk array controller relinquishing control of the host computer bus.
Claim 8
Dependent Claim 30 words
The method of claim 6, wherein the step of the disk array controller managing the transfer of data to or from the host computer includes transferring 32 bit wide data.
Claim 9
Dependent Claim 42 words
The method of claim 7, wherein the step of the disk array controller managing the transfer of 32 bit wide data to or from the host computer includes transferring said 32 bit wide data at the rate of 33 Mbytes per second.
Claim 10
Dependent Claim 46 words
The method of claim 6, wherein the step of the disk array controller managing the transfer of data to the host computer includes transferring 32 bit wide data to a device attached to the host computer capable of receiving 8 bit or 16 bit wide data.
Claim 11
Dependent Claim 42 words
The method of claim 1, wherein the step of the disk array controller notifying the host computer when said logical disk access request has completed includes the step of the disk array controller writing completion information to a host computer mailbox register.
Claim 12
Dependent Claim 43 words
The method of claim 1, wherein the step of the host computer notifying the disk array controller of the existence and address of said logical disk access request includes the host computer writing to a mailbox register in the disk array controller memory.

References Cited (Backward Citations)

US4276595A Cited
US4811279A Cited
US4612613A Cited
US4773004A Cited
US4825403A Cited
US4805090A Cited
US4975829A Cited
US4843544A Cited
US4989205A Cited
US5073854A Cited
US5097439A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-09-27 1997-03-29 1997-09-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-09-27 2001-03-29 2001-09-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-09-27 2005-03-29 2005-09-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag