Patent US5502835A successfully refreshed from Google Patents.
US5502835A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for synchronously accessing memory
Assignee: Visteon Global Technologies Inc
•
Filing: 1994-08-31
•
Granted: 1996-03-26
•
Expires: 2014-08-31
Abstract
Abstract An integrated circuit microprocessor (30) reads data from an external memory device (22, 23) through early overlapping memory access cycles, thus allowing efficient accesses to slower-speed memory. The microprocessor (30) drives a first address and activates a chip enable signal during a first clock period. The chip enable signal causes the external memory device to latch the first address and begin a first memory access. During a second, subsequent clock period, the microprocessor (30) provides a second address and again activates the chip enable signal. During a third clock period, subsequent to the second clock period, the microprocessor (30) latches a first data element associated with the first address. This early overlapping memory access type allows a memory device with a slow memory core to pipeline the second access prior to completion of the first access, increasing system efficiency.
Inventors
- 👤 Chinh H. Le
- 👤 Gerald E. Vauk, Jr.
- 👤 Terry E. Downs
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 09:16
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/16; G06F13/1605; G06F13/161; G06F13/1615
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
128 words
A method for a data processor to synchronously access memory, comprising the steps of: outputting from the data processor a first address (A1) for a first memory access during a first clock period (t11); activating a first control signal during said first clock period (t11) to indicate an address phase of said first memory access; outputting from the data processor a second address (A2) for a second memory access during a second clock period (t12); activating said first control signal during said second clock period (t12) to indicate an address phase of said second memory access; and receiving and latching into the data processor a first data element (D1) accessed by said first address (A1) during a third clock period (t13) subsequent to said second clock period (t12).
Claim 2
Independent Claim
128 words
A method for a data processor to synchronously access memory, comprising the steps of: outputting from the data processor a first address (A1) for a first memory access during a first clock period (t11); activating a first control signal during said first clock period (t11) to indicate an address phase of said first memory access; outputting from the data processor a second address (A2) for a second memory access during a second clock period (t12); activating said first control signal during said second clock period (t12) to indicate an address phase of said second memory access; and receiving and latching into the data processor a first data element (D1) accessed by said first address (A1) during a third clock period (t13) subsequent to said second clock period (t12).
Claim 3
Dependent Claim
40 words
The method of claim 1 wherein said steps of activating said first control signal during said first clock period and activating said first control signal during said second clock period each comprise the step of activating a chip enable signal.
Claim 4
Dependent Claim
40 words
The method of claim 2 wherein said steps of activating said chip enable signal each comprise the step of activating said chip enable signal at least a first predetermined setup time prior to a predetermined transition of a clock signal.
Claim 5
Dependent Claim
42 words
The method of claim 1 further comprising the step of activating a second control signal indicating a data phase of said first memory access during said second clock period subsequent to said first clock period by a predetermined number of wait states.
Claim 6
Dependent Claim
23 words
The method of claim 4 wherein said step of activating said second control signal comprises the step of activating an output enable signal.
Claim 7
Dependent Claim
39 words
The method of claim 5 wherein said step of activating said output enable signal further comprises the step of activating said output enable signal at least a predetermined setup time prior to a predetermined transition of a clock signal.
Claim 8
Independent Claim
200 words
A method for a data processor to synchronously access memory, comprising the steps of: outputting from the data processor a first address (A1) for a first memory access at least a first predetermined setup time before a first transition (t11) of a clock signal; activating a chip enable signal to indicate an address phase of said first memory access at least a second predetermined setup time before said first transition (t11) of said clock signal; outputting from the data processor a second address (A2) for a second memory access at least said first predetermined setup time before a second transition (t12) of a clock signal, said second transition (t12) of said clock signal subsequent to said first transition (t11) of said clock signal by a predetermined number of wait states; activating said chip enable signal to indicate an address phase of said first memory access at least said second predetermined setup time before said second transition (t12) of said clock signal; and receiving and latching into the data processor a first data element (D1) accessed by said first address (A1) at a third transition (t13) of said clock signal immediately subsequent to said second transition (t12) of said clock signal.
Claim 9
Independent Claim
200 words
A method for a data processor to synchronously access memory, comprising the steps of: outputting from the data processor a first address (A1) for a first memory access at least a first predetermined setup time before a first transition (t11) of a clock signal; activating a chip enable signal to indicate an address phase of said first memory access at least a second predetermined setup time before said first transition (t11) of said clock signal; outputting from the data processor a second address (A2) for a second memory access at least said first predetermined setup time before a second transition (t12) of a clock signal, said second transition (t12) of said clock signal subsequent to said first transition (t11) of said clock signal by a predetermined number of wait states; activating said chip enable signal to indicate an address phase of said first memory access at least said second predetermined setup time before said second transition (t12) of said clock signal; and receiving and latching into the data processor a first data element (D1) accessed by said first address (A1) at a third transition (t13) of said clock signal immediately subsequent to said second transition (t12) of said clock signal.
Claim 10
Dependent Claim
40 words
The method of claim 7 further comprising the step of activating an output enable signal indicating a data phase of said first memory access at least a third predetermined setup time prior to said second transition of said clock signal.
Claim 11
Independent Claim
113 words
A method for an integrated circuit microprocessor to synchronously access memory, comprising the steps of: externally driving a first address for a first memory access during a first clock period; activating a first external control signal during said first clock period to indicate an address phase of said first memory access; externally driving a second address for a second memory access during a second clock period; activating said first external control signal during said second clock period to indicate an address phase of said second memory access; and receiving and internally latching a first data element accessed by said first address during a third clock period immediately subsequent to said second clock period.
Claim 12
Independent Claim
113 words
A method for an integrated circuit microprocessor to synchronously access memory, comprising the steps of: externally driving a first address for a first memory access during a first clock period; activating a first external control signal during said first clock period to indicate an address phase of said first memory access; externally driving a second address for a second memory access during a second clock period; activating said first external control signal during said second clock period to indicate an address phase of said second memory access; and receiving and internally latching a first data element accessed by said first address during a third clock period immediately subsequent to said second clock period.
Claim 13
Dependent Claim
42 words
The method of claim 9 wherein said steps of activating said first external control signal during said first clock period and activating said first external control signal during said second clock period each comprise the step of activating a chip enable signal.
Claim 14
Dependent Claim
40 words
The method of claim 10 wherein said steps of activating said chip enable signal each comprise the step of activating said chip enable signal at least a first predetermined setup time prior to a predetermined transition of a clock signal.
Claim 15
Dependent Claim
30 words
The method of claim 9 further comprising the step of activating a second external control signal indicating a data phase of said first memory access during said second clock period.
Claim 16
Dependent Claim
24 words
The method of claim 12 wherein said step of activating said second external control signal comprises the step of activating an output enable signal.
Claim 17
Dependent Claim
42 words
The method of claim 13 wherein said step of activating said output enable signal further comprises the step of activating said output enable signal at least a predetermined setup time prior to a prior to a predetermined transition of a clock signal.
References Cited (Backward Citations)
US4509142A
Cited
US5440717A
Cited
US4908749A
Cited
US5151986A
Cited
US5367645A
Cited
US5388232A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-03-26 | 1999-09-25 | 2000-03-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-03-26 | 2003-09-25 | 2004-03-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-03-26 | 2007-09-25 | 2008-03-26 | $7700.00 | Window Closed / Lapsed |