US5501997A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Process of fabricating semiconductor devices having lightly-doped drain
Assignee: United Microelectronics Corp
•
Filing: 1995-04-19
•
Granted: 1996-03-26
•
Expires: 2015-04-19
Abstract
Abstract A process for fabricating semiconductor devices having lightly-doped regions in its drain and/or source. The semiconductor device has a gate structure formed on its substrate, and the sidewalls of the gate structure covered by sidewall spacers. The sidewall spacers having a selected thickness obstructs the impurity implantation and constitutes a lightly-doped region in addition to the relatively heavily-doped regions that are not obstructed during the implantation process. Both the lightly- and heavily-doped regions together constitute the drain and/or source of the semiconductor device.
Inventors
- 👤 Jyh-Kuang Lin
- 👤 Ta-chi Kuo
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 22:49
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10D30/0229
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
180 words
A process for fabricating a semiconductor device having an active region and having a gate structure formed on a substrate, said gate structure having a gate thickness, said process comprising the steps of: forming a sidewall spacer on at least one sidewall of said gate structure by depositing a single insulating layer over the substrate and the gate structure and etching back the insulating layer to form the sidewall spacer, said sidewall spacer having a sidewall spacer thickness measured in a depth direction of said substrate such that an impurity implantation applied to said sidewall spacer is only obstructed but not blocked by said sidewall spacer thickness, said sidewall spacer thickness being less than said gate thickness; and implanting impurities to form at least one lightly-doped region underneath said sidewall spacer while at the same time forming at least one heavily-doped region in the area not obstructed by said sidewall spacer, said at least one lightly-doped region being adjacent to said at least one heavily-doped region and defining with the adjacent heavily-doped region said active region of said semiconductor device.
Claim 2
Dependent Claim
180 words
A process for fabricating a semiconductor device having an active region and having a gate structure formed on a substrate, said gate structure having a gate thickness, said process comprising the steps of: forming a sidewall spacer on at least one sidewall of said gate structure by depositing a single insulating layer over the substrate and the gate structure and etching back the insulating layer to form the sidewall spacer, said sidewall spacer having a sidewall spacer thickness measured in a depth direction of said substrate such that an impurity implantation applied to said sidewall spacer is only obstructed but not blocked by said sidewall spacer thickness, said sidewall spacer thickness being less than said gate thickness; and implanting impurities to form at least one lightly-doped region underneath said sidewall spacer while at the same time forming at least one heavily-doped region in the area not obstructed by said sidewall spacer, said at least one lightly-doped region being adjacent to said at least one heavily-doped region and defining with the adjacent heavily-doped region said active region of said semiconductor device.
Claim 3
Dependent Claim
13 words
The process of claim 1, wherein said sidewall spacer is a nitride spacer.
Claim 4
Dependent Claim
16 words
The process of claim 2, wherein said sidewall spacer thickness is in the range of 500-2,500Å.
Claim 5
Dependent Claim
13 words
The process of claim 1, wherein said sidewall spacer is an oxide spacer.
Claim 6
Dependent Claim
16 words
The process of claim 4, wherein said sidewall spacer thickness is in the range of 500-2,500Å.
Claim 7
Dependent Claim
13 words
The process of claim 1, wherein said sidewall spacer is a polysilicon spacer.
Claim 8
Dependent Claim
16 words
The process of claim 6, wherein said sidewall spacer thickness is in the range of 500-2,500Å.
Claim 9
Dependent Claim
13 words
The process of claim 1, wherein said active region defines a source region.
Claim 10
Dependent Claim
13 words
The process of claim 1, wherein said active region defines a drain region.
References Cited (Backward Citations)
US4755479A
Cited
US5275959A
Cited
US4728617A
Cited
US4757026A
Cited
US4784965A
Cited
US4908326A
Cited
US4927777A
Cited
US5234852A
Cited
EP0541212A2
Cited
US5292675A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-03-26 | 1999-09-25 | 2000-03-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-03-26 | 2003-09-25 | 2004-03-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-03-26 | 2007-09-25 | 2008-03-26 | $7700.00 | Window Closed / Lapsed |