← Back to Patent Explorer
US5500816A Expired / Lapsed US ⏱️ 0.0 years remaining

Non-volatile semiconductor memory device and manufacturing method thereof

Assignee: Renesas Electronics Corp
•
Filing: 1994-02-28
•
Granted: 1996-03-19
•
Expires: 2014-02-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A tunnel insulating film is formed on a main surface of a silicon substrate. A floating gate electrode is formed on the tunnel insulating film. A nitride layer formed of a material of the floating gate electrode is formed in the vicinity of an interface between the floating gate electrode and the tunnel insulating film located in a tunnel region A. Therefore, the write/erase characteristics of a non-volatile semiconductor memory device can be improved without decreasing the driving capability of a memory transistor at lower voltages.

Inventors

  • 👤 Kiyoteru Kobayashi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 17:41
CPC Classifications
H; H10; H10B; H10B41/00; H10B41/30; H10B69/00

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 105 words
A non-volatile semiconductor memory device, comprising: a semiconductor substrate of a first conductivity type having a main surface; an impurity region of a second conductivity type formed at the main surface of said semiconductor substrate; a nitrided oxide or re-oxidized nitrided oxide tunnel insulating film formed on said impurity region; and an electrode for storing charges formed on said tunnel insulating film; wherein said electrode for storing charges comprises a nitride portion in contact with said tunnel insulating film in an area within a tunnel region where electrons are moved by tunnel effect to and from said impurity region and said electrode for storing charges.
Claim 2
Dependent Claim 105 words
A non-volatile semiconductor memory device, comprising: a semiconductor substrate of a first conductivity type having a main surface; an impurity region of a second conductivity type formed at the main surface of said semiconductor substrate; a nitrided oxide or re-oxidized nitrided oxide tunnel insulating film formed on said impurity region; and an electrode for storing charges formed on said tunnel insulating film; wherein said electrode for storing charges comprises a nitride portion in contact with said tunnel insulating film in an area within a tunnel region where electrons are moved by tunnel effect to and from said impurity region and said electrode for storing charges.
Claim 3
Dependent Claim 31 words
The non-volatile semiconductor memory device according to claim 1, wherein said semiconductor substrate comprises a nitride portion in contact with said tunnel insulating film in an area within a tunnel region.
Claim 4
Dependent Claim 34 words
The non-volatile semiconductor memory device according to claim 2, wherein said tunnel insulating film further comprises a nitrided portion in contact with said electrode for storing charges in an area within a tunnel region.
Claim 5
Dependent Claim 32 words
The non-volatile semiconductor memory device according to claim 3, wherein said tunnel insulating film further comprises a nitrided portion in contact with said semiconductor substrate in an area within a tunnel region.
Claim 6
Dependent Claim 29 words
The non-volatile semiconductor memory device according to claim 1, wherein said electrode for storing charges is formed of polycrystalline silicon and said nitrided portion is a silicon nitrided portion.
Claim 7
Dependent Claim 151 words
A non-volatile semiconductor memory device, comprising: a semiconductor substrate of a first conductivity type having a main surface; a pair of impurity regions of a second conductivity type formed spaced apart from each other so as to define a channel region at the main surface of said semiconductor substrate; a tunnel insulating film formed on said channel region and said impurity regions; a floating gate formed on said tunnel insulating film; and a control gate formed on said floating gate with an insulating layer interposed therebetween; wherein nitrogen content in a portion of an interface between said floating gate and said tunnel insulating film located in a tunnel region where electrons are moved by tunnel effect to and from said impurity regions and said floating gate is greater than nitrogen content in a portion of an interface between said floating gate and said tunnel insulating film located above said channel region.
Claim 8
Dependent Claim 151 words
A non-volatile semiconductor memory device, comprising: a semiconductor substrate of a first conductivity type having a main surface; a pair of impurity regions of a second conductivity type formed spaced apart from each other so as to define a channel region at the main surface of said semiconductor substrate; a tunnel insulating film formed on said channel region and said impurity regions; a floating gate formed on said tunnel insulating film; and a control gate formed on said floating gate with an insulating layer interposed therebetween; wherein nitrogen content in a portion of an interface between said floating gate and said tunnel insulating film located in a tunnel region where electrons are moved by tunnel effect to and from said impurity regions and said floating gate is greater than nitrogen content in a portion of an interface between said floating gate and said tunnel insulating film located above said channel region.
Claim 9
Dependent Claim 34 words
The non-volatile semiconductor memory device according to claim 1, wherein the nitrided portion of said electrode for storing charges is selectively formed only on a side end portion of said electrode for storing charges.

References Cited (Backward Citations)

US5101249A Cited
US4868619A Cited
JPS62146332A Cited
JPS63310179A Cited
US5304829A Cited
US5258645A Cited
US5286994A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-03-19 1999-09-18 2000-03-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-03-19 2003-09-18 2004-03-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-03-19 2007-09-18 2008-03-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag