Patent US3771123A successfully refreshed from Google Patents.
Patent US5497027A successfully refreshed from Google Patents.
US5497027A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Multi-chip module packaging system
Assignee: Taiwan Semiconductor Manufacturing Co TSMC Ltd
•
Filing: 1993-11-30
•
Granted: 1996-03-05
•
Expires: 2013-11-30
Abstract
Abstract A three dimensional logic cube comprises a base plate having two vertically mounted backplanes attached thereto. A plurality of horizontally stacked substrates are coupled by connectors to the backplanes, with enough clearance between adjacent substrates to ensure heat dissipating air or fluid flow between the substrates. Typically, the substrates are multi-chip modules having a plurality of logic and interconnect chips attached at die mounting locations. Preferably, the logic and interconnect chips are attached to the substrate using flip TAB frames. The substrate includes a pattern interconnect for connecting together all of the chips. The logic chip is based on a standard 10K-50K gate array design with 100 micron pad spacing. The interconnect chip uses an interconnect pattern to connect the logic chips. The interconnect chip uses a lead placement identical to the logic chip, so that a single TAB frame can be used for both chips.
Inventors
- 👤 Harold S. Crafts
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 05:48
CPC Classifications
H; H10; H10W; H10W72/00; H10W90/00
Claims Analysis
Total Claims: 41
Claim 1
Independent Claim
103 words
A logic cube, comprising: (a) a base plate; (b) at least two backplanes mechanically mounted to the base plate; (c) a plurality of substrates mechanically mounted between the backplanes and electrically coupled thereto, each substrate having voltage and ground vias, wherein the power planes and ground planes are sandwiched by dielectric and selectively connected to the vias; (d) at least one logic chip mounted on each of the substrates; (e) at least one interconnect chip mounted on each of the substrates; and (f) each substrate having a chip-to-chip interconnect pattern therein for electrically interconnecting the backplanes, the logic chips and the interconnect chips.
Claim 2
Dependent Claim
103 words
A logic cube, comprising: (a) a base plate; (b) at least two backplanes mechanically mounted to the base plate; (c) a plurality of substrates mechanically mounted between the backplanes and electrically coupled thereto, each substrate having voltage and ground vias, wherein the power planes and ground planes are sandwiched by dielectric and selectively connected to the vias; (d) at least one logic chip mounted on each of the substrates; (e) at least one interconnect chip mounted on each of the substrates; and (f) each substrate having a chip-to-chip interconnect pattern therein for electrically interconnecting the backplanes, the logic chips and the interconnect chips.
Claim 3
Dependent Claim
19 words
The logic cube of claim 1, further comprising a plurality of logic cubes combined together to create a hyper-cube.
Claim 4
Dependent Claim
18 words
The logic cube as set forth in claim 1, wherein the substrates comprise a plurality of substrate types.
Claim 5
Dependent Claim
12 words
The logic cube of claim 3, wherein the substrates comprise multi-chip modules.
Claim 6
Dependent Claim
13 words
The logic cube of claim 3, wherein the substrates comprise printed circuit boards.
Claim 7
Dependent Claim
13 words
The logic cube of claim 3, wherein the substrates comprise double sided substrates.
Claim 8
Dependent Claim
16 words
The logic cube of claim 3, further comprising connectors for coupling the substrates to the backplanes.
Claim 9
Dependent Claim
17 words
The logic cube of claim 3, further comprising connectors for coupling the backplanes to the base plate.
Claim 10
Dependent Claim
25 words
A logic cube, comprising: (a) at least two backplanes; and (b) a plurality of multi-chip modules mechanically mounted between the backplanes and electrically coupled thereto.
Claim 11
Dependent Claim
25 words
A logic cube, comprising: (a) at least two backplanes; and (b) a plurality of multi-chip modules mechanically mounted between the backplanes and electrically coupled thereto.
Claim 12
Dependent Claim
90 words
The logic cube of claim 9 above, further comprising: (c) at least one logic chip mounted on each of the multi-chip modules; (d) at least one interconnect chip mounted on each of the multi-chip modules; (e) the multi-chip modules each having voltage and ground vias and power and ground planes, wherein the voltage and ground planes are sandwiched by dielectric and selectively connected to the vias; and (e) the multi-chip modules each having a chip-to-chip interconnect pattern therein for electrically interconnecting the backplanes, the logic chips and the interconnect chips.
Claim 13
Dependent Claim
20 words
The logic cube of claim 9 above, further comprising a plurality of logic cubes combined together to create a hyper-cube.
Claim 14
Dependent Claim
17 words
The logic cube of claim 9 above, further comprising wherein the multi-chip modules comprise printed circuit boards.
Claim 15
Dependent Claim
17 words
The logic cube of claim 9 above, further comprising wherein the multi-chip modules comprise double sided substrates.
Claim 16
Dependent Claim
18 words
The logic cube of claim 9 above, further comprising connectors for coupling the multi-chip modules to the backplanes.
Claim 17
Dependent Claim
151 words
An integrated circuit packaging system, comprising: (a) a substrate for a multi-chip module comprised of a plurality of die mounting locations and a first interconnect pattern programmed to connect together integrated circuits mounted in adjacent die mounting locations; (b) at least one logic chip mounted on the substrate at one of the die mounting locations, wherein leads on the logic chip are electrically connected to the first interconnect pattern on the substrate; and (c) at least one interconnect chip mounted on the substrate at one of the die mounting locations, wherein leads on the interconnect chip are electrically connected to the first interconnect pattern on the substrate, and the interconnect chip comprises a second interconnect pattern for connecting together any two pads on the interconnect chip, so that an electrical connection is provided between the two pads, thereby electrically connecting together logic chips, and wherein the interconnect chip comprises passive elements.
Claim 18
Dependent Claim
151 words
An integrated circuit packaging system, comprising: (a) a substrate for a multi-chip module comprised of a plurality of die mounting locations and a first interconnect pattern programmed to connect together integrated circuits mounted in adjacent die mounting locations; (b) at least one logic chip mounted on the substrate at one of the die mounting locations, wherein leads on the logic chip are electrically connected to the first interconnect pattern on the substrate; and (c) at least one interconnect chip mounted on the substrate at one of the die mounting locations, wherein leads on the interconnect chip are electrically connected to the first interconnect pattern on the substrate, and the interconnect chip comprises a second interconnect pattern for connecting together any two pads on the interconnect chip, so that an electrical connection is provided between the two pads, thereby electrically connecting together logic chips, and wherein the interconnect chip comprises passive elements.
Claim 19
Dependent Claim
25 words
The integrated circuit of claim 15 above, wherein the first interconnect pattern is etched into a metal layer deposited on the surface of the substrate.
Claim 20
Dependent Claim
26 words
The integrated circuit of claim 15 above, wherein the first interconnect pattern matches outer lead bonds of TAB frames mounting the integrated circuits on the substrate.
Claim 21
Dependent Claim
24 words
The integrated circuit of claim 15 above, wherein the first interconnect pattern further comprises an edge connector pattern at the periphery of the substrate.
Claim 22
Dependent Claim
26 words
The integrated circuit of claim 15 above, wherein the substrate further comprises power and ground planes deposited therein and connected to the integrated circuits by vias.
Claim 23
Dependent Claim
15 words
The integrated circuit of claim 15 above, wherein the interconnect chip comprises a silicon substrate.
Claim 24
Dependent Claim
51 words
The integrated circuit of claim 15 above, wherein the second interconnect pattern comprises two orthogonal metal layers, and each metal layer is comprised of a plurality of parallel signal traces, and the second interconnect pattern further comprises at least one via for connecting together the signal traces in the two layers.
Claim 25
Dependent Claim
24 words
The integrated circuit of claim 15 above, further comprising ground planes sandwiching the two orthogonal metal layers to stabilize the second interconnect pattern's impedance.
Claim 26
Dependent Claim
95 words
An integrated circuit packaging system, comprising: (a) a substrate for a multi-chip module comprised of a plurality of die mounting locations and an interconnect pattern that connects adjacent die mounting locations; (b) first and second integrated circuit logic chips mounted on the substrate at first and second ones of the die mounting locations, respectively; and (c) an interconnect chip mounted on the substrate at a location between the first and second ones of the die mounting locations, the interconnect chip having no active components and electrically connecting the first and second integrated circuit logic chips.
Claim 27
Dependent Claim
95 words
An integrated circuit packaging system, comprising: (a) a substrate for a multi-chip module comprised of a plurality of die mounting locations and an interconnect pattern that connects adjacent die mounting locations; (b) first and second integrated circuit logic chips mounted on the substrate at first and second ones of the die mounting locations, respectively; and (c) an interconnect chip mounted on the substrate at a location between the first and second ones of the die mounting locations, the interconnect chip having no active components and electrically connecting the first and second integrated circuit logic chips.
Claim 28
Dependent Claim
24 words
The integrated circuit of claim 23 above, wherein the interconnect pattern is etched into a metal layer deposited on the surface of the substrate.
Claim 29
Dependent Claim
28 words
The integrated circuit of claim 23 above, wherein the interconnect pattern matches outer lead bonds of TAB frames mounting the first and second integrated circuits on the substrate.
Claim 30
Dependent Claim
23 words
The integrated circuit of claim 25 above, wherein the interconnect pattern further comprises an edge connector pattern at the periphery of the substrate.
Claim 31
Dependent Claim
26 words
The integrated circuit of claim 23 above, wherein the substrate further comprises power and ground planes deposited therein and connected to the integrated circuits by vias.
Claim 32
Dependent Claim
15 words
The integrated circuit of claim 23 above, wherein the interconnect chip comprises a silicon substrate.
Claim 33
Dependent Claim
43 words
The integrated circuit of claim 23 above, wherein the interconnect chip comprises two orthogonal metal layers, each metal layer is comprised of a plurality of parallel signal traces, and at least one via for connecting together the signal traces in the two layers.
Claim 34
Dependent Claim
23 words
The integrated circuit of claim 29 above, further comprising ground planes sandwiching the two orthogonal metal layers to stabilize the interconnect pattern impedance.
Claim 35
Dependent Claim
67 words
A passive integrated circuit for electrically connecting together any two pad sites thereon, the integrated circuit being comprised of an interconnect pattern, the interconnect pattern being comprised of two orthogonal metal layers, wherein each metal layer is comprised of a plurality of parallel signal traces, and the interconnect pattern further being comprised of at least one via for connecting together the signal traces in the two layers.
Claim 36
Dependent Claim
67 words
A passive integrated circuit for electrically connecting together any two pad sites thereon, the integrated circuit being comprised of an interconnect pattern, the interconnect pattern being comprised of two orthogonal metal layers, wherein each metal layer is comprised of a plurality of parallel signal traces, and the interconnect pattern further being comprised of at least one via for connecting together the signal traces in the two layers.
Claim 37
Dependent Claim
23 words
The integrated circuit of claim 31 above, further comprising ground planes sandwiching the two orthogonal metal layers to stabilize the interconnect pattern impedance.
Claim 38
Dependent Claim
22 words
An integrated circuit that has no active components and that has interconnect lines for electrically connecting together any two pad sites thereon.
Claim 39
Dependent Claim
22 words
An integrated circuit that has no active components and that has interconnect lines for electrically connecting together any two pad sites thereon.
Claim 40
Dependent Claim
61 words
The integrated circuit of claim 33 above, wherein the integrated circuit is comprised of an interconnect pattern, the interconnect pattern being comprised of two orthogonal metal layers, each metal layer being comprised of a plurality of parallel signal traces, and the interconnect pattern further being comprised of at least one via for connecting together the signal traces in the two layers.
Claim 41
Dependent Claim
23 words
The integrated circuit of claim 34 above, further comprising ground planes sandwiching the two orthogonal metal layers to stabilize the interconnect pattern impedance.
References Cited (Backward Citations)
US4482938A
Cited
US4770640A
Cited
US4688864A
Cited
US4652974A
Cited
US5036473A
Cited
US5095352A
Cited
EP0405765A2
Cited
US5343075A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-03-05 | 1999-09-04 | 2000-03-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-03-05 | 2003-09-04 | 2004-03-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-03-05 | 2007-09-04 | 2008-03-05 | $7700.00 | Window Closed / Lapsed |