US5495590A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Checkpoint synchronization with instruction overlap enabled
Assignee: International Business Machines Corp
•
Filing: 1995-06-07
•
Granted: 1996-02-27
•
Expires: 2015-06-07
Abstract
Abstract An instruction processing system and method which utilizes instruction completion to isolate errors, including those in the post-completion processing of operand stores, to an interval between checkpoints, while allowing the processing of checkpointing instructions to be overlapped with that of other instructions. Checkpoints are established before and after such instructions, and all processing (including that of operand stores) from before a checkpoint must be done prior to allowing instruction completion to move beyond the checkpoint. Nevertheless, instructions from beyond a checkpoint are allowed to be processed up to the point of completion while waiting for the checkpoint to be cleared. The point at which instructions must wait on a prior checkpoint is thus moved to the final phase of instruction processing (instruction completion), at significant performance advantage over a conventional implementation in which this waiting is done at instruction fetch, decode, or execution time.
Inventors
- 👤 Steven T. Comfort
- 👤 Clifford O. Hayden
- 👤 John S. Liptay
- 👤 Susan B. Stillman
- 👤 Charles F. Webb
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 10:22
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/38; G06F9/3861; G06F9/3863; G06F11/00; G06F11/07; G06F11/14; G06F11/1402; G06F11/1405; G06F11/1407
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
155 words
An apparatus that processes instructions, including checkpoint instructions that establish checkpoint synchronization points where failures that occur before the checkpoint sychronization points may not be reported after the checkpoint sychronization points, comprising in combination: means for decoding a checkpoint instruction that includes an operand store step; means for executing a first unit of operation of said checkpoint instruction up to a point prior to said operand store step; means for identifying an operand store operation that is a last store operation for instructions prior to said checkpoint instruction; means for delaying completion of said first unit of operation until after completion of said last store operation: means for executing a second unit of operation of said checkpoint instruction that does not change execution results from said execution of a first unit of operation step; and means for signaling completion of said checkpoint instruction only after completion of said operand store step for said checkpoint instruction.
Claim 2
Independent Claim
155 words
An apparatus that processes instructions, including checkpoint instructions that establish checkpoint synchronization points where failures that occur before the checkpoint sychronization points may not be reported after the checkpoint sychronization points, comprising in combination: means for decoding a checkpoint instruction that includes an operand store step; means for executing a first unit of operation of said checkpoint instruction up to a point prior to said operand store step; means for identifying an operand store operation that is a last store operation for instructions prior to said checkpoint instruction; means for delaying completion of said first unit of operation until after completion of said last store operation: means for executing a second unit of operation of said checkpoint instruction that does not change execution results from said execution of a first unit of operation step; and means for signaling completion of said checkpoint instruction only after completion of said operand store step for said checkpoint instruction.
Claim 3
Dependent Claim
46 words
The apparatus of claim 1, further comprising second means of decoding an instruction other than said checkpoint instruction and executing it concurrently with said checkpoint instruction to a point prior to completion, said second decoding means being executed subsequent to said decoding of said checkpoint instruction.
Claim 4
Dependent Claim
17 words
The apparatus of claim 1, further comprising means of signaling completion of said first unit of operation.
Claim 5
Dependent Claim
27 words
The apparatus of claim 1, wherein said first unit of operation is completed only after completion of operand store operations for instructions prior to said checkpoint instruction.
Claim 6
Dependent Claim
46 words
The apparatus of claim 4, further comprising second means of decoding an instruction other than said checkpoint instruction and executing it concurrently with said checkpoint instruction to a point prior to completion, said second decoding means being executed subsequent to said decoding of said checkpoint instruction.
Claim 7
Dependent Claim
17 words
The apparatus of claim 4, further comprising means of signaling completion of said first unit of operation.
References Cited (Backward Citations)
US3736566A
Cited
US4044337A
Cited
US4387427A
Cited
US4513367A
Cited
US4445174A
Cited
US5043871A
Cited
US4740969A
Cited
US4852092A
Cited
US5003458A
Cited
US4901233A
Cited
US4987532A
Cited
US5418916A
Cited
US4912707A
Cited
US5301309A
Cited
US5127006A
Cited
EP0398639A2
Cited
US5235700A
Cited
EP0495165A2
Cited
US5355457A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-02-26 | 1999-08-28 | 2000-02-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-02-26 | 2003-08-28 | 2004-02-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-02-26 | 2007-08-28 | 2008-02-27 | $7700.00 | Window Closed / Lapsed |