← Back to Patent Explorer
US5495510A Expired / Lapsed US ⏱️ 0.0 years remaining

Phase synchronization device integrated into the demodulator stage of a receiver of multi-phase modulator signals

Assignee: Alcatel CIT SA
•
Filing: 1994-01-04
•
Granted: 1996-02-27
•
Expires: 2014-01-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A device for synchronizing the phase of each packet of a phase modulated digital signal comprises a correction module controlled by information supplied successively by two separate calculator circuits. The phase synchronization device can be integrated into the demodulator stage of a receiver for digital signals phase modulated with at least two phase states, this signal being transmitted by successive packets. The device comprises a corrector module for rotating the constellation of phase states of the received signal according to an indication representative of the angular offset of this constellation. For each received packet to be synchronized in phase, the angular offset indication controlling the corrector module is supplied initially, for a predetermined time, by a first calculator circuit implementing the Viterbi algorithm (first indication) and thereafter, after a switching time corresponding to the end of the predetermined time, by a second calculator circuit constituted by a phase-locked loop (second indication), the second calculator circuit being initialized with the first angular offset indication at the switching time. The device enables fast phase synchronization with good noise immunity.

Inventors

  • 👤 Mani Kimiavi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 12:13
CPC Classifications
H; H04; H04L; H04L27/00; H04L27/18; H04L27/22; H04L27/233; H04L27/2332; H04L27/0014; H04L2027/0024; H04L2027/0026; H04L2027/003; H04L2027/0044; H04L2027/0046; H04L2027/0048; H04L2027/0053; H04L2027/0057; H04L2027/0063; H04L2027/0067; H04L2027/0069; H04L2027/0071; H04L2027/0079

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 253 words
Phase synchronization device adapted to be integrated into a demodulator stage of a receiver of digital signals phase modulated with at least two phase states, a signal being transmitted by successive packets, said device comprising: a corrector module for rotating a constellation of phase states of a received function according to information representative of an angular offset of said constellation, said angular offset corresponding to a phase shift; and two separate circuits for calculating an indication representative of the angular offset: a first calculator circuit implementing a Viterbi algorithm to produce a first angular offset indication from a sequence constituted by a predetermined number of symbols of a received signal, a second calculator circuit constituted by a phase-locked loop providing a second angular offset indication from a signal received continuously; wherein, for each packet received, said indication representative of the angular offset of the constellation of phase states is supplied to the corrector module from an output of switching means receiving on its input side: firstly, said first angular offset indication from the first calculator circuit, and secondly, said second angular offset indication from the second calculator circuit; wherein said switching means is controlled by a time-delay circuit so that said output of the switching means supplies initially, for a predetermined time, said first angular offset indication and thereafter, at a switching time corresponding to an end of said predetermined time, supplies said second angular offset indication, said second calculator circuit being initialized with said first angular offset indication at said switching time.
Claim 2
Dependent Claim 253 words
Phase synchronization device adapted to be integrated into a demodulator stage of a receiver of digital signals phase modulated with at least two phase states, a signal being transmitted by successive packets, said device comprising: a corrector module for rotating a constellation of phase states of a received function according to information representative of an angular offset of said constellation, said angular offset corresponding to a phase shift; and two separate circuits for calculating an indication representative of the angular offset: a first calculator circuit implementing a Viterbi algorithm to produce a first angular offset indication from a sequence constituted by a predetermined number of symbols of a received signal, a second calculator circuit constituted by a phase-locked loop providing a second angular offset indication from a signal received continuously; wherein, for each packet received, said indication representative of the angular offset of the constellation of phase states is supplied to the corrector module from an output of switching means receiving on its input side: firstly, said first angular offset indication from the first calculator circuit, and secondly, said second angular offset indication from the second calculator circuit; wherein said switching means is controlled by a time-delay circuit so that said output of the switching means supplies initially, for a predetermined time, said first angular offset indication and thereafter, at a switching time corresponding to an end of said predetermined time, supplies said second angular offset indication, said second calculator circuit being initialized with said first angular offset indication at said switching time.
Claim 3
Dependent Claim 27 words
Device according to claim 1 wherein said phase-locked loop of said second calculator circuit comprises: a phase error detector; a second order lowpass filter; a phase accumulator.
Claim 4
Dependent Claim 17 words
Device according to claim 1 wherein a phase demodulation of the received signal is a coherent demodulation.
Claim 5
Dependent Claim 12 words
Device according to claim 1 wherein a phase demodulation is QPSK demodulation.
Claim 6
Dependent Claim 51 words
Device according to claim 1 wherein said successive packets are grouped into time division multiple access frames, each of said packets beginning with a preamble constituted by a sequence comprising a predetermined number of symbols, said predetermined time preceding the switching time being less than the time to receive said preamble.
Claim 7
Dependent Claim 24 words
Device according to claim 1 wherein said predetermined number of symbols of the received signal used when executing the Viterbi algorithm is 17 symbols.
Claim 8
Dependent Claim 48 words
Device according to claim 1 wherein various sets of quantified values used by the corrector module to rotate the constellation of phase states are stored in a read-only memory external to said corrector module, each of said sets of quantified values corresponding to a separate angular offset value.
Claim 9
Dependent Claim 39 words
Device according to claim 1 wherein said initialization of said second calculator circuit at said switching time consists in injecting said first angular offset indication into the more significant bits of said phase accumulator of said second calculator circuit.

References Cited (Backward Citations)

US3558824A Cited
US4489287A Cited
US4466108A Cited
US4918446A Cited
US5311523A Cited
US5022056A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-02-26 1999-08-28 2000-02-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-02-26 2003-08-28 2004-02-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-02-26 2007-08-28 2008-02-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag