Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
182 words
An automatic frequency controlling device comprising: a voltage controlled oscillator (VCO) having a control input and producing a frequency variable signal; a first fractional N synthesizer for generating a first programmable value, at least a portion of the first programmable value having a non-integer value; a first programmable divider for dividing said frequency variable signal by said first programmable value to produce a divided signal; a reference oscillator generating a fixed frequency signal, substantially equal in frequency to said divided signal; and a phase detector for comparing a phase of said fixed frequency signal to a phase of said divided signal, producing an output error signal having a voltage representing the difference in phase between said fixed frequency signal and said divided signal, said output error signal coupled to said control input of said VCO; and a second fractional N synthesizer for generating a second programmable value, at least a portion of the second programmable value having a non-integer value; and a second programmable divider for dividing said fixed frequency signal by said second programmable value, producing a second fixed frequency signal.
Claim 2
Dependent Claim
182 words
An automatic frequency controlling device comprising: a voltage controlled oscillator (VCO) having a control input and producing a frequency variable signal; a first fractional N synthesizer for generating a first programmable value, at least a portion of the first programmable value having a non-integer value; a first programmable divider for dividing said frequency variable signal by said first programmable value to produce a divided signal; a reference oscillator generating a fixed frequency signal, substantially equal in frequency to said divided signal; and a phase detector for comparing a phase of said fixed frequency signal to a phase of said divided signal, producing an output error signal having a voltage representing the difference in phase between said fixed frequency signal and said divided signal, said output error signal coupled to said control input of said VCO; and a second fractional N synthesizer for generating a second programmable value, at least a portion of the second programmable value having a non-integer value; and a second programmable divider for dividing said fixed frequency signal by said second programmable value, producing a second fixed frequency signal.
Claim 3
Dependent Claim
28 words
An automatic frequency controlling device in accordance with claim 1 wherein said second fixed frequency signal is coupled to a reference input of a please locked loop (PLL).
Claim 4
Dependent Claim
24 words
An automatic frequency controlling device in accordance with claim 1 wherein said second fixed frequency signal is coupled to logic circuitry including a microprocessor.
Claim 5
Dependent Claim
20 words
An automatic frequency controlling device in accordance with claim 1 wherein said reference oscillator is a free running crystal oscillator.
Claim 6
Dependent Claim
22 words
An automatic frequency controlling device in accordance with claim 1 wherein said second programmable value is dependent upon said first programmable value.
Claim 7
Dependent Claim
286 words
A radiotelephone comprising: a radio frequency (RF) transmitter for transmitting first data at a first frequency; a RF receiver for receiving second data at a second frequency, the second data including automatic frequency control information; a control logic for controlling the radiotelephone and providing automatic frequency control information, a first portion of the control logic operating at a third frequency; and a synthesizer comprising: a voltage controlled oscillator (VCO) having a control input and producing a frequency variable signal, the frequency variable signal coupled to the RF transmitter and providing the first frequency during a first time period, coupled to the RF receiver and providing the second frequency during a second time period, a first fractional N synthesizer for generating a first programmable value dependent upon the automatic frequency control information, at least a portion of the first programmable value having a non-integer value; a first divider for dividing said frequency variable signal by said first programmable value to produce a divided signal, a reference oscillator generating a first fixed frequency signal substantially equal in frequency to said divided signal, and a phase detector for comparing a phase of said first fixed frequency signal to a phase of said divided signal, producing an output error signal having a voltage representing the difference in phase between said first fixed frequency signal and said divided signal, said output error signal coupled to said control input of said VCO, a second fractional N synthesizer for generating a second programmable value, at least a portion of the second programmable value having a non-integer value, and a second divider for dividing said first fixed frequency signal by said second programmable value, producing a second fixed frequency signal having said third frequency.
Claim 8
Dependent Claim
286 words
A radiotelephone comprising: a radio frequency (RF) transmitter for transmitting first data at a first frequency; a RF receiver for receiving second data at a second frequency, the second data including automatic frequency control information; a control logic for controlling the radiotelephone and providing automatic frequency control information, a first portion of the control logic operating at a third frequency; and a synthesizer comprising: a voltage controlled oscillator (VCO) having a control input and producing a frequency variable signal, the frequency variable signal coupled to the RF transmitter and providing the first frequency during a first time period, coupled to the RF receiver and providing the second frequency during a second time period, a first fractional N synthesizer for generating a first programmable value dependent upon the automatic frequency control information, at least a portion of the first programmable value having a non-integer value; a first divider for dividing said frequency variable signal by said first programmable value to produce a divided signal, a reference oscillator generating a first fixed frequency signal substantially equal in frequency to said divided signal, and a phase detector for comparing a phase of said first fixed frequency signal to a phase of said divided signal, producing an output error signal having a voltage representing the difference in phase between said first fixed frequency signal and said divided signal, said output error signal coupled to said control input of said VCO, a second fractional N synthesizer for generating a second programmable value, at least a portion of the second programmable value having a non-integer value, and a second divider for dividing said first fixed frequency signal by said second programmable value, producing a second fixed frequency signal having said third frequency.
Claim 9
Dependent Claim
42 words
A radiotelephone in accordance with claim 6 wherein said second fixed frequency signal is coupled to a reference input of a second phase locked loop (PLL), the second PLL providing a fourth frequency for operating a second portion of said control logic.
Claim 10
Dependent Claim
20 words
A radiotelephone in accordance with claim 6 wherein said second fixed frequency signal is used to operate a user interface.
Claim 11
Dependent Claim
17 words
A radiotelephone in accordance with claim 6 wherein said reference oscillator is a free running crystal oscillator.
Claim 12
Dependent Claim
19 words
A radiotelephone in accordance with claim 6 wherein said second programmable value is dependent upon said first programmable value.