Patent US5491775A successfully refreshed from Google Patents.
US5491775A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Microcontroller fuzzy logic processing module using selectable membership function shapes
Assignee: Visteon Global Technologies Inc
•
Filing: 1994-09-22
•
Granted: 1996-02-13
•
Expires: 2014-09-22
Abstract
Abstract A standardized microcontroller-based fuzzy logic processing module for generating control signal values in response to variable input signal values in accordance with constraints imposed by propositions or "rules" stored in memory in a standardized format. Each rule consists of one or more input conditions and an output directive. Each input signal and the output signal values are characterizable by their degree of membership in a predetermined number of fuzzy sets, each fuzzy set being defined by a membership function. Each input condition is composed of a reference to a particular input variable, which has been preprocessed into integer (whole number) normalized form and a reference to a membership function. Each output directive includes a reference to a further membership function. Each membership function is implemented by one of a three possible forms of standard membership data structures: a triangular function represented by three data points, a table lookup function represented by a two end data points and the points between these two end points, and an standard shape function composed of a set of data points and a set of reference points used to form a similar shape function by interpolation. Fuzzy logic processing is accomplished by determining the extent to which the input conditions are satisfied by the current values of the input signals in order to develop a rule strength value, and then performing a "center-of-gravity" determination based on the output membership function values of each satisfied rule integrated over the range of possible output signal values.
Inventors
- 👤 Dinu P. Madau
- 👤 Lee A. Feldkamp
- 👤 Steven H. Seippel
- 👤 Fumin Yuan
- 👤 Leighton I. Davis
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 23:50
CPC Classifications
G; G06; G06N; G06N7/00; G06N7/02; G06N7/04; G05; G05B; G05B13/00; G05B13/02; G05B13/0265; G05B13/0275; Y; Y10; Y10S; Y10S706/00; Y10S706/90
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
347 words
A digital fuzzy logic system comprising: a source of a plurality of input signal values; a processor; a memory connected to said processor for storing data and for further storing instructions which are executable by said processor for manipulating said data, and a utilization device connected to said processor and responsive to a digital output signal value produced by said processor; wherein said processor and said memory operate cooperatively to form a fuzzy logic controller comprising: means for processing said input signal values into a corresponding set of input integer values; means for storing plural sets of function definition values, means for storing instructions for performing a plurality of different standard membership functions, each of said functions when executed producing a degree-of-membership value in accordance with the combination of a supplied integer value and a specified one of said sets of function definition values; means for storing data representative of a plurality of rules, each of said rules specifying at least: (a) a first one of said input integer values, (b) a first one of said sets of function definition values, (c) a first one of said standard membership functions, (d) a second one of said set of function definition values, and (e) a second one of said standard membership functions; means responsive to each given one of said rules for forming a strength value for said rule, said means comprising: means for executing said first standard membership function specified in said given rule to produce an intermediate integer value in accordance with the first input integer value specified by said given rule and the first set of function definition values specified by said given rule, and means for executing said second standard membership function specified by said given rule to produce said strength value for said given rule in accordance with said intermediate integer value and the second set of function definition values specified by said given rule; and means for producing said digital output signal value by forming the weighted combination of the strength value formed in response to each of said plurality of rules.
Claim 2
Dependent Claim
347 words
A digital fuzzy logic system comprising: a source of a plurality of input signal values; a processor; a memory connected to said processor for storing data and for further storing instructions which are executable by said processor for manipulating said data, and a utilization device connected to said processor and responsive to a digital output signal value produced by said processor; wherein said processor and said memory operate cooperatively to form a fuzzy logic controller comprising: means for processing said input signal values into a corresponding set of input integer values; means for storing plural sets of function definition values, means for storing instructions for performing a plurality of different standard membership functions, each of said functions when executed producing a degree-of-membership value in accordance with the combination of a supplied integer value and a specified one of said sets of function definition values; means for storing data representative of a plurality of rules, each of said rules specifying at least: (a) a first one of said input integer values, (b) a first one of said sets of function definition values, (c) a first one of said standard membership functions, (d) a second one of said set of function definition values, and (e) a second one of said standard membership functions; means responsive to each given one of said rules for forming a strength value for said rule, said means comprising: means for executing said first standard membership function specified in said given rule to produce an intermediate integer value in accordance with the first input integer value specified by said given rule and the first set of function definition values specified by said given rule, and means for executing said second standard membership function specified by said given rule to produce said strength value for said given rule in accordance with said intermediate integer value and the second set of function definition values specified by said given rule; and means for producing said digital output signal value by forming the weighted combination of the strength value formed in response to each of said plurality of rules.
Claim 3
Dependent Claim
116 words
Apparatus as set forth in claim 1 wherein said plurality of different standard membership functions are selected from a group comprising: a) a triangular function which when executed produces a degree-of-membership value in accordance with function definition values representative of left and fight signal value limits associated with a minimum degree-of-membership values and a center signal value associated with a maximum degree-of-membership value, b) a table-lookup function which when executed produces a degree-of-membership value in accordance with function definition values represented by an array of degree-of-membership values each corresponding to a possible signal value, and c) an interpolated function which when executed produces a degree-of-membership value by interpolating between adjacent ones of said function definition values.
Claim 4
Dependent Claim
26 words
Apparatus as set forth in claim 2 wherein said second one of said standard membership functions specified for each of said rules is a table-lookup function.
Claim 5
Dependent Claim
26 words
Apparatus as set forth in claim 3 wherein said first one of said standard membership functions specified for each of said rules is a triangular function.
References Cited (Backward Citations)
US4837725A
Cited
US4864490A
Cited
US4809175A
Cited
US5243687A
Cited
US5249258A
Cited
US5111232A
Cited
US5111232B1
Cited
US5184131A
Cited
US5280624A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-02-12 | 1999-08-14 | 2000-02-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-02-12 | 2003-08-14 | 2004-02-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-02-12 | 2007-08-14 | 2008-02-13 | $7700.00 | Window Closed / Lapsed |