Patent US5488579A successfully refreshed from Google Patents.
US5488579A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Three-dimensionally integrated nonvolatile SRAM cell and process
Assignee: Motorola Solutions Inc
•
Filing: 1994-04-29
•
Granted: 1996-01-30
•
Expires: 2014-04-29
Abstract
Abstract A nonvolatile SRAM cell (20) includes a six-transistor SRAM cell portion (22) and a three-transistor nonvolatile memory portion (30). The nonvolatile memory portion (30) is connected to one storage node (101) of the SRAM cell portion (22). The nonvolatile SRAM cell (20) is three-dimensionally integrated in four layers of polysilicon. The nonvolatile memory portion (30) includes a thin film memory cell (32) having an oxide-nitride-oxide structure (41), and is programmable with a relatively low programming voltage. The three-dimensional integration of the nonvolatile SRAM cell (20) and relatively low programming voltage results in lower power consumption and smaller cell size.
Inventors
- 👤 Umesh Sharma
- 👤 Jim Hayden
- 👤 Howard C. Kirsch
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 05:47
CPC Classifications
H; H10; H10B; H10B10/00; H10B41/00
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
181 words
An integrated circuit nonvolatile memory, comprising: a static random access memory cell portion for storing a bit of binary information; a first switch having a first terminal coupled to a first storage node of the static random access memory cell portion, and a second terminal, the first switch responsive to a first control signal; a thin film transistor nonvolatile memory cell having a first current electrode coupled to the second terminal of the first switch, a second current electrode, and a control electrode; and a second switch having a first terminal coupled to a first power supply voltage terminal, and a second terminal coupled to the second current electrode of the thin film transistor nonvolatile memory cell, the second switch responsive to a second control signal; wherein the volatile memory cell is formed in first, second, third, and fourth layers of polysilicon, the thin film transistor nonvolatile memory cell and the first and second switches are formed in the third and fourth layers of polysilicon, the third and fourth layers of polysilicon overlying the first and the second layers of polysilicon.
Claim 2
Dependent Claim
181 words
An integrated circuit nonvolatile memory, comprising: a static random access memory cell portion for storing a bit of binary information; a first switch having a first terminal coupled to a first storage node of the static random access memory cell portion, and a second terminal, the first switch responsive to a first control signal; a thin film transistor nonvolatile memory cell having a first current electrode coupled to the second terminal of the first switch, a second current electrode, and a control electrode; and a second switch having a first terminal coupled to a first power supply voltage terminal, and a second terminal coupled to the second current electrode of the thin film transistor nonvolatile memory cell, the second switch responsive to a second control signal; wherein the volatile memory cell is formed in first, second, third, and fourth layers of polysilicon, the thin film transistor nonvolatile memory cell and the first and second switches are formed in the third and fourth layers of polysilicon, the third and fourth layers of polysilicon overlying the first and the second layers of polysilicon.
Claim 3
Dependent Claim
29 words
The integrated circuit memory of claim 1, wherein the volatile memory cell is characterized as being a six-transistor static random access memory cell having P-channel thin film pull-up transistors.
Claim 4
Dependent Claim
22 words
The integrated circuit memory of claim 1, wherein the first and second switches are both characterized as being P-channel thin film transistors.
Claim 5
Dependent Claim
117 words
The integrated circuit memory of claim 1, wherein the thin film transistor nonvolatile memory cell is characterized as being an undergated thin film transistor nonvolatile memory cell comprising: a gate electrode overlying an insulating substrate, the gate electrode having a first edge, a second edge, and a top surface; a first oxide layer overlying the insulating substrate and overlying the top surface of the gate electrode; a silicon nitride layer formed over the first oxide layer; a relatively thin second oxide layer overlying the silicon nitride layer; and a conductive layer overlying the second oxide layer, the conductive layer having a source region and a drain region implanted therein and in assymmetrical alignment with the gate electrode.
Claim 6
Dependent Claim
38 words
The integrated circuit memory of claim 4, further comprising a first sidewall spacer positioned adjacent to the first edge of the gate electrode and a second sidewall spacer positioned adjacent to the second edge of the gate electrode.
Claim 7
Dependent Claim
89 words
The integrated circuit memory of claim 1, wherein the thin film transistor nonvolatile memory cell is characterized as being an overgated thin film transistor nonvolatile memory cell comprising: a conductive layer overlying the surface of an insulating substrate, the conductive layer having a drain region and a source region form therein; a relatively thin first oxide layer overlying the conductive layer; a silicon nitride layer overlying the first oxide layer; a second oxide layer formed over the silicon nitride layer; and a gate electrode overlying the second oxide layer.
Claim 8
Dependent Claim
23 words
The integrated circuit memory of claim 1, wherein the first and second switches are merged into the thin film transistor nonvolatile memory cell.
References Cited (Backward Citations)
US4354255A
Cited
US4619034A
Cited
US4876582A
Cited
US4800533A
Cited
US5065362A
Cited
US5198379A
Cited
US5338956A
Cited
US5321286A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-01-29 | 1999-07-31 | 2000-01-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-01-29 | 2003-07-31 | 2004-01-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-01-29 | 2007-07-31 | 2008-01-30 | $7700.00 | Window Closed / Lapsed |