← Back to Patent Explorer
US5485034A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device including bipolar transistor having shallowed base

Assignee: Toshiba Corp
•
Filing: 1994-11-18
•
Granted: 1996-01-16
•
Expires: 2014-11-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor device of this invention includes an N-type semiconductor region functioning as a collector of a bipolar transistor, a silicon dioxide film doped with boron and formed in contact with the surface of the N-type semiconductor region, a P-type semiconductor region formed in contact with the silicon dioxide film doped with boron in the N-type semiconductor region and functioning as a base of the bipolar transistor, and an N-type semiconductor region formed in the P-type semiconductor region and functioning as an emitter of the bipolar transistor.

Inventors

  • 👤 Takeo Maeda
  • 👤 Hiroshi Gojohbori
  • 👤 Yoshitaka Tsunashima

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 02:08
CPC Classifications
H; H10; H10D; H10D10/00; H10D10/40; H10D10/421; H10D62/00; H10D62/10; H10D62/17; H10D62/177; H10D84/00; H10D84/40; H10D84/401

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 287 words
A semiconductor device comprising: a semiconductor body of a first conductivity type having a bipolar transistor forming region and an insulated-gate FET forming region; a first semiconductor region of a second conductivity type provided in a portion of said insulated-gate FET forming region; a second semiconductor region of the second conductivity type provided in said bipolar transistor forming region, said second semiconductor region functioning as a first electrode layer of a bipolar transistor; a first insulated-gate FET of the second conductivity type provided in another portion of said insulated-gate FET forming region; a second insulated-gate FET of the first conductivity type provided in said first semiconductor region; an impurity shielding layer means having a property of hardly permitting passage of impurities of the first conductivity type and respectively provided over said first and second insulated-gate FETs; an impurity source film means provided on at least said second semiconductor region and said impurity shielding layer means, having an insulating property and containing impurities of the first conductivity type; a third semiconductor region of the second conductivity type provided in said second semiconductor region being in contact with said impurity source film means, said third semiconductor region containing the same impurity as the impurity of the second conductivity type contained in said impurity source film means, and functioning as a base of said bipolar transistor; and a fourth semiconductor region of the first conductivity type provided in said third semiconductor region and functioning as a second electrode layer of said bipolar transistor; wherein said impurity shielding layer means is a laminated film formed of a first insulating film provided on said the main surface of said semiconductor body and a second insulating film provided on said first insulating film.
Claim 2
Dependent Claim 287 words
A semiconductor device comprising: a semiconductor body of a first conductivity type having a bipolar transistor forming region and an insulated-gate FET forming region; a first semiconductor region of a second conductivity type provided in a portion of said insulated-gate FET forming region; a second semiconductor region of the second conductivity type provided in said bipolar transistor forming region, said second semiconductor region functioning as a first electrode layer of a bipolar transistor; a first insulated-gate FET of the second conductivity type provided in another portion of said insulated-gate FET forming region; a second insulated-gate FET of the first conductivity type provided in said first semiconductor region; an impurity shielding layer means having a property of hardly permitting passage of impurities of the first conductivity type and respectively provided over said first and second insulated-gate FETs; an impurity source film means provided on at least said second semiconductor region and said impurity shielding layer means, having an insulating property and containing impurities of the first conductivity type; a third semiconductor region of the second conductivity type provided in said second semiconductor region being in contact with said impurity source film means, said third semiconductor region containing the same impurity as the impurity of the second conductivity type contained in said impurity source film means, and functioning as a base of said bipolar transistor; and a fourth semiconductor region of the first conductivity type provided in said third semiconductor region and functioning as a second electrode layer of said bipolar transistor; wherein said impurity shielding layer means is a laminated film formed of a first insulating film provided on said the main surface of said semiconductor body and a second insulating film provided on said first insulating film.
Claim 3
Dependent Claim 34 words
A device according to claim 1, wherein said first insulating film is formed of silicon dioxide and said second insulating film is formed of at least one of a silicon nitride and silicon dioxide.
Claim 4
Dependent Claim 19 words
A device according to claim 2, wherein said second insulating film has a thickness of 10 to 2000 angstrom.
Claim 5
Dependent Claim 22 words
A device according to claim 2, wherein said second insulating film comprises means for making it difficult for impurities to pass therethrough.
Claim 6
Dependent Claim 12 words
A device according to claim 4, wherein said impurities are boron ions.

References Cited (Backward Citations)

JPS55154730A Cited
US4569123A Cited
US4965220A Cited
US4692786A Cited
US5065222A Cited
JPH01205522A Cited
US5015594A Cited
JPH02208929A Cited
JPH03214725A Cited
US5192992A Cited
US5340770A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-01-15 1999-07-17 2000-01-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-01-15 2003-07-17 2004-01-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-01-15 2007-07-17 2008-01-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag