Patent US5483482A successfully refreshed from Google Patents.
US5483482A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device having bidirectional potential barrier switching element
Assignee: Toshiba Corp
•
Filing: 1992-03-17
•
Granted: 1996-01-09
•
Expires: 2012-03-17
Abstract
Abstract A semiconductor memory device comprises a plurality of memory cells each including an element with a potential barrier serving as a switching element and a capacitor one terminal of which is connected to the switching element. The memory cells are disposed in a matrix arrangement. Terminals of the respective capacitors which are not connected to the switching elements are connected to each other in intersection with bit lines in the memory cell arrangement to thereby form word lines. Alternatively, the terminals of the respective capacitors connected to the switching elements may be connected to each other in intersection with the bit lines to thereby form word lines.
Inventors
- 👤 Takashi Yamada
- 👤 Yohji Watanabe
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 04:42
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/24; G11C11/34; G11C7/00; G11C7/10; G11C7/1078; G11C7/1096; G11C7/12; G11C7/18; G11C8/00; G11C8/14; H; H10; H10B; H10B12/00; H10B12/30; H10B12/34; Y; Y10; Y10S; Y10S257/00; Y10S257/906
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
201 words
A semiconductor memory device comprising: a plurality of memory cells disposed in a matrix arrangement, each memory cell including a capacitor and a switching element having a potential barrier and connected in series with the capacitor; a plurality of word lines each connected to a first electrode of each of said plurality of memory cells in a direction of the matrix arrangement of the memory cells; a plurality of bit lines each connected to a second electrode of said each of said plurality of memory cells in a direction in intersection with the word lines; and control means for controlling an electrical potential of one of the plurality of word lines such that the potential is raised from a first potential to a second potential to provide one bit line of the plurality of bit lines in a floating state with a potential change corresponding to a voltage across the capacitor of an associated memory cell and a potential difference between the one bit line and a reference bit line is detected and amplified, and then the potential of the one word line is lowered to a third potential to perform a rewriting operation and thereafter returned to the first potential.
Claim 2
Dependent Claim
201 words
A semiconductor memory device comprising: a plurality of memory cells disposed in a matrix arrangement, each memory cell including a capacitor and a switching element having a potential barrier and connected in series with the capacitor; a plurality of word lines each connected to a first electrode of each of said plurality of memory cells in a direction of the matrix arrangement of the memory cells; a plurality of bit lines each connected to a second electrode of said each of said plurality of memory cells in a direction in intersection with the word lines; and control means for controlling an electrical potential of one of the plurality of word lines such that the potential is raised from a first potential to a second potential to provide one bit line of the plurality of bit lines in a floating state with a potential change corresponding to a voltage across the capacitor of an associated memory cell and a potential difference between the one bit line and a reference bit line is detected and amplified, and then the potential of the one word line is lowered to a third potential to perform a rewriting operation and thereafter returned to the first potential.
Claim 3
Dependent Claim
22 words
A semiconductor memory device according to claim 1, wherein the first potential is equal to a precharged potential of the bit line.
Claim 4
Dependent Claim
35 words
A semiconductor memory device according to claim 1, wherein the second potential is equal to a precharged potential of the one bit line plus at least 3/2 of the potential barrier of the switching element.
Claim 5
Dependent Claim
26 words
A semiconductor memory device according to claim 1, wherein the third potential is equal to a precharged potential of the bit line minus the potential barrier.
Claim 6
Dependent Claim
39 words
A semiconductor memory device according to claim 1, wherein the control means forcibly reverses the potential of the bit line before the potential of the word line is lowered to the third potential to thereby write a reverse data.
Claim 7
Dependent Claim
120 words
A semiconductor memory device according to claim 1, wherein said control means initially precharges said one bit line and said reference bit line to a precharge voltage, and said potential difference between said one bit line and said reference bit line is detected by raising a potential of one of said one bit line and said reference bit line from said precharge voltage to a first level equal to said precharge voltage plus half the potential barrier of said switching element, and lowering a potential of the other of said one bit line and said reference bit line from said precharge voltage to a second level equal to said precharge voltage minus half the potential barrier of said switching element.
Claim 8
Dependent Claim
68 words
A semiconductor memory device according to claim 1, wherein said switching element included in said each memory cell includes a first conductive layer sandwiched between two second conductive layers, and said potential barrier of the switching element is determined by one of a punch-through voltage between said two second conductive layers and a breakdown voltage of a junction including the first conductive layer and the second conductive layer.
Claim 9
Dependent Claim
51 words
A semiconductor memory device according to claim 1, wherein said switching element included in said each memory cell includes an insulating film interposed between two terminals of said capacitor included in said each memory cell and said potential barrier of said switching element is determined by a Fowler Nordheim tunneling voltage.
Claim 10
Dependent Claim
260 words
A semiconductor memory device comprising: a plurality of memory cells disposed in a matrix arrangement, each memory cell including a capacitor and a switching element having a potential barrier and connected in series with the capacitor; a plurality of word lines each connected to a first electrode of each of said plurality of memory cells in a direction of the matrix arrangement of the memory cells; a plurality of bit lines each connected to a second electrode of said each of said plurality of memory cells in a direction in intersection with the word lines; and control means for controlling an electrical potential of one word line of the plurality of word lines such that the potential is raised from a first potential to a second potential to provide one bit line of the plurality of bit lines in a floating state with a potential change corresponding to a voltage across the capacitor of an associated memory cell and a potential difference between the one bit line and a reference it line is detected and amplified, and then the potential of the one word line is lowered to a third potential to perform a rewriting operation and thereafter returned to the first potential, wherein the first potential is equal to a precharged potential of the bit line, the second potential is equal to the precharged potential of the bit line plus at least 3/2 the potential barrier of the switching element and the third potential is equal to the precharged potential of the one bit line minus the potential barrier.
Claim 11
Dependent Claim
260 words
A semiconductor memory device comprising: a plurality of memory cells disposed in a matrix arrangement, each memory cell including a capacitor and a switching element having a potential barrier and connected in series with the capacitor; a plurality of word lines each connected to a first electrode of each of said plurality of memory cells in a direction of the matrix arrangement of the memory cells; a plurality of bit lines each connected to a second electrode of said each of said plurality of memory cells in a direction in intersection with the word lines; and control means for controlling an electrical potential of one word line of the plurality of word lines such that the potential is raised from a first potential to a second potential to provide one bit line of the plurality of bit lines in a floating state with a potential change corresponding to a voltage across the capacitor of an associated memory cell and a potential difference between the one bit line and a reference it line is detected and amplified, and then the potential of the one word line is lowered to a third potential to perform a rewriting operation and thereafter returned to the first potential, wherein the first potential is equal to a precharged potential of the bit line, the second potential is equal to the precharged potential of the bit line plus at least 3/2 the potential barrier of the switching element and the third potential is equal to the precharged potential of the one bit line minus the potential barrier.
References Cited (Backward Citations)
US3196405A
Cited
US3676715A
Cited
DE2743948A1
Cited
DE2855079A1
Cited
US4449140A
Cited
US4920513A
Cited
US5267193A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-01-08 | 1999-07-10 | 2000-01-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-01-08 | 2003-07-10 | 2004-01-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-01-08 | 2007-07-10 | 2008-01-09 | $7700.00 | Window Closed / Lapsed |