Patent US5481560A successfully refreshed from Google Patents.
US5481560A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital-to-pulse width converter utilizing a distributed pulse width
Assignee: RTX Corp
•
Filing: 1994-04-28
•
Granted: 1996-01-02
•
Expires: 2014-04-28
Abstract
Abstract A digital-to-analog converter includes a digital-to-pulse width converter that converts a desired digital set-point value to a corresponding signal having a pulse width indicative of the desired set-point value. The desired set-point value is fed to a comparator which compares that value to the current count value from a counter that is counting up in ascending integer order. However, instead of presenting the counter output signal lines to the comparator in a normal conventional manner wherein the count value of the counter is presented to the comparator in the conventional ascending integer order, the current value of the counter is presented to the comparator in other than a conventional ascending order. The result is a comparator output signal that transitions more than one time between binary logic levels. This effectively increases the frequency of the comparator output signal. An optimum connection of the counter output signal lines to the comparator can be achieved such that the comparator output signal is divided up into a series of binary logic level pulses that are distributed across the entire cycle time period of the counter. This results in a subsequent output of an integrator that has reduced ripple voltage amplitude.
Inventors
- 👤 Richard J. Potetz
- 👤 William B. Adamec
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 15:22
CPC Classifications
H; H03; H03K; H03K7/00; H03K7/08
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
208 words
A digital-to-analog converter for converting a predetermined digital value into a corresponding analog value, comprising: a. a digital-to-pulse width converter; b. a pulse width-to-analog converter; c. wherein the digital-to-pulse width converter comprises a counter that counts between two predetermined numbers and provides its internal count value on a plurality of counter output signal lines, and a comparator that compares the counter internal count value on the counter output signal lines to a predetermined set point value and provides a comparator output signal at a first logic level indicative of a first type of result of the comparison of the counter count value on the counter output signal lines with the predetermined set point value and provides the comparator output signal at a second logic level indicative of a second type of result of the comparison of the counter count value on the counter output signal lines with the predetermined set point value, wherein the counter output signal lines are connected to the comparator such that the internal count value of the counter is presented to the comparator in other than an integer ascending order between the two predetermined numbers; and d. wherein the pulse width-to-analog converter comprises means for converting the comparator output signal to an analog value.
Claim 2
Dependent Claim
208 words
A digital-to-analog converter for converting a predetermined digital value into a corresponding analog value, comprising: a. a digital-to-pulse width converter; b. a pulse width-to-analog converter; c. wherein the digital-to-pulse width converter comprises a counter that counts between two predetermined numbers and provides its internal count value on a plurality of counter output signal lines, and a comparator that compares the counter internal count value on the counter output signal lines to a predetermined set point value and provides a comparator output signal at a first logic level indicative of a first type of result of the comparison of the counter count value on the counter output signal lines with the predetermined set point value and provides the comparator output signal at a second logic level indicative of a second type of result of the comparison of the counter count value on the counter output signal lines with the predetermined set point value, wherein the counter output signal lines are connected to the comparator such that the internal count value of the counter is presented to the comparator in other than an integer ascending order between the two predetermined numbers; and d. wherein the pulse width-to-analog converter comprises means for converting the comparator output signal to an analog value.
Claim 3
Dependent Claim
34 words
The digital-to-analog converter of claim 1, wherein the counter counts internally in ascending integer order beginning at zero and continuing up to a maximum determined by a number of internal bits in the counter.
Claim 4
Dependent Claim
73 words
The digital-to-analog converter of claim 1, wherein the comparator provides the comparator output signal at the first logic level when the predetermined set point value is greater than the counter count value on the counter output signal lines, and the comparator provides the comparator output signal at the second logic level when the predetermined set point value is less than or equal to the counter count value on the counter output signal lines.
Claim 5
Dependent Claim
35 words
The digital-to-analog converter of claim 1, wherein the means for converting the comparator output signal to an analog value comprises an integrator that integrates the comparator output signal and provides a corresponding analog voltage value.
Claim 6
Dependent Claim
149 words
A digital-to-analog converter of claim 1, wherein the counter output signal lines each carry a binary logic level signal that can assume either a binary logic level "0" or a binary logic level "1", each counter output signal line having a weighting value assigned thereto by the counter, the weighting values differing among all of the counter output signal lines, the weighting values of the counter output signal lines being equal to the number 2 raised to an integer exponent, the integer exponents beginning with 0 and continuing up to one less than the number of counter output signal lines, a sum total of the counter output signal lines being determinative of the internal count value of the counter, the sum total being equal to the sum of the binary logic level signal on each counter output signal line multiplied by the corresponding weighting value of that signal line.
Claim 7
Dependent Claim
41 words
The digital-to-analog converter of claim 5, wherein the counter output signal lines are connected to the comparator in an order of weighting values that is other than an order that is indicative of the counter counting in an integer ascending order.
Claim 8
Dependent Claim
116 words
The digital-to-analog converter of claim 6, wherein the counter output signal lines are connected to the comparator in an optimum order where the counter output signal lines are first placed in a weighting order where the internal count value of the counter is presented on the counter output signal lines in the integer ascending order, than the counter output signal lines are shifted left a number of times equal to the total number of counter output signal lines less two, and then a resulting number of the least significant ones of the counter output signal lines are reversed in order, the resulting number being equal to the total number of counter output signal lines less two.
Claim 9
Dependent Claim
164 words
A digital-to-pulse width converter, comprising: a. a counter that counts between two predetermined numbers and provides its internal count value on a plurality of counter output signal lines; and b. a comparator that compares the counter internal count value on the counter output signal lines to a predetermined set point value and provides a comparator output signal at a first logic level indicative of a first type of result of a comparison of the counter output value on the counter output signal lines with the predetermined set point value and provides the comparator output signal at a second logic level indicative of a second type of result of the comparison of the counter count value on the counter output signal lines with the predetermined set point value, wherein the counter output signal lines are connected to the comparator such that the internal count value of the counter is presented to the comparator in other than an integer ascending order between the two predetermined numbers.
Claim 10
Dependent Claim
164 words
A digital-to-pulse width converter, comprising: a. a counter that counts between two predetermined numbers and provides its internal count value on a plurality of counter output signal lines; and b. a comparator that compares the counter internal count value on the counter output signal lines to a predetermined set point value and provides a comparator output signal at a first logic level indicative of a first type of result of a comparison of the counter output value on the counter output signal lines with the predetermined set point value and provides the comparator output signal at a second logic level indicative of a second type of result of the comparison of the counter count value on the counter output signal lines with the predetermined set point value, wherein the counter output signal lines are connected to the comparator such that the internal count value of the counter is presented to the comparator in other than an integer ascending order between the two predetermined numbers.
Claim 11
Dependent Claim
36 words
The digital-to-pulse width converter of claim 8, wherein the counter counts internally in ascending integer order beginning at zero and continuing up to a maximum number determined by a number of internal bits in the counter.
Claim 12
Dependent Claim
74 words
The digital-to-pulse width converter of claim 8, wherein the comparator provides the comparator output signal at a first logic level when the predetermined set point value is greater than the counter count value on the counter output signal lines, and the comparator provides a comparator output signal at the second logic level when a predetermined set point value is less than or equal to the counter count value on the counter output signal lines.
Claim 13
Dependent Claim
150 words
The digital-to-pulse width converter of claim 8, wherein the counter output signal lines each carry a binary logic level signal that can assume either a binary logic level "0" or a binary logic level "1" each counter output signal line having a weighting value assigned thereto by the counter, the weighting values differing among all of the counter output signal lines, the weighting values of the counter output signal lines being equal to the number 2 raised to an integer exponent, the integer exponents beginning with 0 and continuing to up to one less than the number of counter output signal lines, a sum total of the counter output lines being determinative of the internal count value of the counter, the sum total being equal to the sum of the binary logic level signal on each counter output signal line multiplied by the corresponding weighting value of that signal line.
Claim 14
Dependent Claim
41 words
The digital-to-pulse width converter of claim 11, wherein the counter output signal lines are connected to the comparator in an order of weighting values that is other than an order that is indicative of the counter counting in integer ascending order.
Claim 15
Dependent Claim
116 words
The digital-to-pulse width converter of claim 12, wherein the counter output signal lines are connected to the comparator in an optimum order where the counter output signal lines are first placed in a weighting order where the internal count value of the counter is presented on the counter output signal lines in integer ascending order, then the counter output signal lines are shifted left a number of times equal to the total number of counter output signal lines less two, and then a resulting number of the least significant ones of the counter output signal lines are reversed in order, the resulting number being equal to the total number of counter output signal lines less two.
Claim 16
Dependent Claim
255 words
A digital-to-pulse width converter, comprising: a. counter means for counting in integer ascending order between zero and a predetermined maximum value determined by a number of internal bits in the counter means, and for providing a plurality of output signal lines that each carry a binary logic level signal, a sum total of the binary logic level signals on the output signal lines being indicative of an internal count value of the counting means, each output signal line having a weighting value assigned thereto equal to the number 2 raised to an integer exponent, the integer exponents beginning with 0 and ascending to an integer that is one less than the number of output signal lines; and b. comparator means for comparing the internal count value of the counter means on the output signal lines to a predetermined set point value and for providing an output signal at a first logic level indicative of a first type of result of the comparison of the count value on the output signal lines with the predetermined set point value, and for providing the output signal at a second logic level indicative of a second type of result of the comparison of the count value on the output signal lines with the predetermined set point value, wherein the output signal lines from the counter means are connected to the comparator means such that the internal count value of the counter means is presented to the comparator means in other than integer ascending order between the two predetermined numbers.
Claim 17
Dependent Claim
255 words
A digital-to-pulse width converter, comprising: a. counter means for counting in integer ascending order between zero and a predetermined maximum value determined by a number of internal bits in the counter means, and for providing a plurality of output signal lines that each carry a binary logic level signal, a sum total of the binary logic level signals on the output signal lines being indicative of an internal count value of the counting means, each output signal line having a weighting value assigned thereto equal to the number 2 raised to an integer exponent, the integer exponents beginning with 0 and ascending to an integer that is one less than the number of output signal lines; and b. comparator means for comparing the internal count value of the counter means on the output signal lines to a predetermined set point value and for providing an output signal at a first logic level indicative of a first type of result of the comparison of the count value on the output signal lines with the predetermined set point value, and for providing the output signal at a second logic level indicative of a second type of result of the comparison of the count value on the output signal lines with the predetermined set point value, wherein the output signal lines from the counter means are connected to the comparator means such that the internal count value of the counter means is presented to the comparator means in other than integer ascending order between the two predetermined numbers.
Claim 18
Dependent Claim
169 words
The digital-to-pulse width converter of claim 14, wherein the output signal lines from the counter means each carry a binary logic level signal that can assume either a binary logic level "0" or a binary logic level "1", each output signal line from the counter means having a weighting value assigned thereto by the counter means, the weighting values differing among all of the output signal lines of the counter means, the weighting values of the output signal lines being equal to the number 2 raised to an integer exponent, the integer exponents beginning with 0 and continuing up to one less than the number of output signal lines of the counter means, a sum total of the output signal lines of the counter means being determinative of the internal count value of the counter means, the sum total being equal to the sum of the binary logic level signal on each output signal line of the counter means multiplied by the corresponding weighting value of that signal line.
Claim 19
Dependent Claim
47 words
The digital-to-pulse width converter of claim 15, wherein the output signal lines of the counter means are connected to the comparator means in an order of weighting values that is other than an order that is indicative of the counter means counting in an integer ascending order.
Claim 20
Dependent Claim
132 words
The digital-to-pulse width converter of claim 16, wherein the output signal lines from the counter means are connected to the comparator means in an optimum order where the output signal lines from the counter means are first placed in a weighting order where the internal count value of the counter means is presented on the output signal lines in integer ascending order and then the output signal lines are shifted left a number of times equal to the total number of output signal lines of the counter means less two, and then a resulting number of the least significant ones of the output signal lines of the counter means are reversed in order, the resulting number being equal to the total number of output signal lines of the counter means less two.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-01-01 | 1999-07-03 | 2000-01-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-01-01 | 2003-07-03 | 2004-01-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-01-01 | 2007-07-03 | 2008-01-02 | $7700.00 | Window Closed / Lapsed |