← Back to Patent Explorer
US5470773A Expired / Lapsed US ⏱️ 0.0 years remaining

Method protecting a stacked gate edge in a semiconductor device from self aligned source (SAS) etch

Assignee: Cypress Semiconductor Corp
•
Filing: 1994-04-25
•
Granted: 1995-11-28
•
Expires: 2014-04-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A process for protecting the stacked gate edge of a semiconductor device is disclosed. The process provides for providing a spacer formation before the self aligned source (SAS) etch is accomplished. By providing the spacer formation prior to the SAS etch, tunnel oxide integrity is much improved and the source junction implant profile is much more uniform because the silicon around the source region is not gouged away.

Inventors

  • 👤 David K. Y. Liu
  • 👤 Yu Sun
  • 👤 Chi Chang

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 18:18
CPC Classifications
H; H10; H10B; H10B41/00; H10B41/40; H10B41/42; H10B41/43; H10B41/44; H10P; H10P50/00; H10P50/71

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 71 words
A method for protecting a stacked gate edge to minimize damage to a tunnel oxide and to maintain source junction uniformity of a semiconductor device comprising the sequential steps of: (a) providing the stacked gate edge on the semiconductor device; (b) performing a source implant on the semiconductor device; (c) providing a spacer on the stacked gate edge; and (d) providing a self aligned source (SAS) etch on the semiconductor device.
Claim 2
Independent Claim 71 words
A method for protecting a stacked gate edge to minimize damage to a tunnel oxide and to maintain source junction uniformity of a semiconductor device comprising the sequential steps of: (a) providing the stacked gate edge on the semiconductor device; (b) performing a source implant on the semiconductor device; (c) providing a spacer on the stacked gate edge; and (d) providing a self aligned source (SAS) etch on the semiconductor device.
Claim 3
Dependent Claim 24 words
The method of claim 1 in which the stacked gate edge providing step (a) further comprises the step of: etching the stacked gate edge.
Claim 4
Dependent Claim 41 words
The method of claim 2 in which the stacked gate edge providing step (a) further comprises the step of: (a1) providing a resist strip; (a2) providing an oxidation layer; and (a3) providing a mask and an implant on the semiconductor device.
Claim 5
Dependent Claim 31 words
The method of claim 1 in which the spacer step (c) further comprises the steps of: (c1) depositing a spacer material; and (c2) etching the spacer material to form the spacer.
Claim 6
Dependent Claim 29 words
The method of claim 1 in which the SAS etch providing step (d) further comprises the steps of: (d1) providing an SAS mask; and (d2) etching the SAS mask.
Claim 7
Dependent Claim 52 words
The method of claim 5 in which the SAS providing step (d) further comprises the steps of: (d3) providing an oxidation layer on the spacer; (d4) masking the semiconductor device; and (d5) implanting a dopant to connect a source line from a source region to a field region of the semiconductor device.
Claim 8
Dependent Claim 52 words
The method of claim 1 in which the source implant performing step (b) comprises: (b1) providing a resist mask on the semiconductor device; (b2) providing a source implant on the semiconductor device; and (b3) providing a resist strip to form a continuous source profile of the semiconductor device to facilitate uniform erasure.
Claim 9
Dependent Claim 34 words
The method of claim 1 which further comprises the step of (e) providing a source connection implant and an N + source/drain implant to provide for a continuous source line in the semiconductor device.

References Cited (Backward Citations)

US5336628A Cited
US5019527A Cited
US5120671A Cited
US5149665A Cited
JPH05343693A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-11-27 1999-05-29 1999-11-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-11-27 2003-05-29 2003-11-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-11-27 2007-05-29 2007-11-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag