Patent US5464780A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5464780A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of forming insulated gate effect transistor in a substrate depression

Assignee: Semiconductor Energy Laboratory Co Ltd
•
Filing: 1993-12-17
•
Granted: 1995-11-07
•
Expires: 2013-12-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A field effect transistor is formed on a side surface of a rectangular parallelepiped depression formed in the upper surface of a single crystalline substrate. The orientation of the side surface is substantially selected in the (100) plane or an equivalent plane of the crystalline structure of the substrate. A gate electrode is formed on the side surface with a gate insulating film therebetween. Source and Drain regions are formed in the bottom of the depression and the surface of the substrate adjacent to the depression by ion implantation with the gate electrode as a mask.

Inventors

  • 👤 Shunpei Yamazaki

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 02:41
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/025; H10B; H10B12/00; H10B12/30; H10B12/31; H10B12/34; H10D30/60; H10D30/601; H10D30/608; H10D30/63; Y; Y10; Y10S; Y10S438/00; Y10S438/973

Claims Analysis

Total Claims: 15
Claim 1
Independent Claim 202 words
A method of forming a semiconductor device having at least one insulated gate field effect transistor comprising the sequential steps of: forming a depression in a surface of a semiconductor substrate, said depression having a bottom surface and at least one side surface to become a channel of said transistor; forming a pair of lightly doped regions in an upper portion of the semiconductor substrate and the bottom surface of the depression; forming a gate insulating layer on said side surface; forming a gate electrode adjacent to said side surface with said gate insulating layer therebetween; and using said gate electrode as a mask to introduce a dopant species to an upper portion of said pair of lightly doped regions in order to form a first heavily doped region in the upper portion of the lightly doped region in the upper portion of the semiconductor substrate and a second heavily doped region in the upper portion of the lightly doped region in the bottom surface of the depression where said first and second heavily doped regions contain said dopant species at a higher concentration than the lightly doped regions which remain after the upper portions thereof have introduced therein said dopant species.
Claim 2
Independent Claim 202 words
A method of forming a semiconductor device having at least one insulated gate field effect transistor comprising the sequential steps of: forming a depression in a surface of a semiconductor substrate, said depression having a bottom surface and at least one side surface to become a channel of said transistor; forming a pair of lightly doped regions in an upper portion of the semiconductor substrate and the bottom surface of the depression; forming a gate insulating layer on said side surface; forming a gate electrode adjacent to said side surface with said gate insulating layer therebetween; and using said gate electrode as a mask to introduce a dopant species to an upper portion of said pair of lightly doped regions in order to form a first heavily doped region in the upper portion of the lightly doped region in the upper portion of the semiconductor substrate and a second heavily doped region in the upper portion of the lightly doped region in the bottom surface of the depression where said first and second heavily doped regions contain said dopant species at a higher concentration than the lightly doped regions which remain after the upper portions thereof have introduced therein said dopant species.
Claim 3
Dependent Claim 13 words
The method of claim 1 wherein said semiconductor substrate has a p-type conductivity.
Claim 4
Dependent Claim 13 words
The method of claim 2 wherein said dopant species comprises P or As.
Claim 5
Dependent Claim 32 words
The method of claim 1 further comprising the step of adding another dopant species to said side surface in order to control a threshold voltage of said insulated gate field effect transistor.
Claim 6
Dependent Claim 19 words
The method of claim 4 wherein said another dopant species comprises B or a mixture of B and As.
Claim 7
Dependent Claim 30 words
The method of claim 1 further comprising the step of forming another insulated gate field effect transistor utilizing another side surface of said depression opposite to said one side surface.
Claim 8
Dependent Claim 14 words
The method of claim 1 wherein said lightly doped regions contain As or P.
Claim 9
Dependent Claim 23 words
The method of claim 1 wherein said lightly doped regions contain an impurity at a concentration 3×10 16 -5×10 18 atoms/cm 3 .
Claim 10
Dependent Claim 24 words
The method of claim 8 wherein said heavily doped regions contain said dopant species at a concentration 10 19 -10 21 atoms/cm 3 .
Claim 11
Independent Claim 179 words
A method of forming a semiconductor device having at least one insulated gate field effect transistor comprising the sequential steps of: forming a depression in a surface of a semiconductor substrate, the depression having a bottom surface and at least one side surface forming a channel; forming a pair of lightly doped regions in an upper portion of the semiconductor substrate and the bottom surface of the depression; forming a gate insulating layer on the side surface; forming a gate electrode adjacent to the side surface with the gate insulating layer therebetween; and using the gate electrode as a mask, to introduce an impurity to an upper portion of the lightly doped regions in order to form a first heavily doped region in the upper portion of the semiconductor substrate and a second heavily doped region in the upper portion of the lightly doped region in the bottom surface of the depression, wherein the first and second heavily doped regions include the impurity at a higher concentration than the lightly doped regions which remain after the impurity have introduced.
Claim 12
Independent Claim 179 words
A method of forming a semiconductor device having at least one insulated gate field effect transistor comprising the sequential steps of: forming a depression in a surface of a semiconductor substrate, the depression having a bottom surface and at least one side surface forming a channel; forming a pair of lightly doped regions in an upper portion of the semiconductor substrate and the bottom surface of the depression; forming a gate insulating layer on the side surface; forming a gate electrode adjacent to the side surface with the gate insulating layer therebetween; and using the gate electrode as a mask, to introduce an impurity to an upper portion of the lightly doped regions in order to form a first heavily doped region in the upper portion of the semiconductor substrate and a second heavily doped region in the upper portion of the lightly doped region in the bottom surface of the depression, wherein the first and second heavily doped regions include the impurity at a higher concentration than the lightly doped regions which remain after the impurity have introduced.
Claim 13
Dependent Claim 38 words
The method of claim 10 further comprising the step of forming at least one of capacitors on the surface of the semiconductor substrate, wherein a lower electrode of the capacitor is connected to the first heavily doped region.
Claim 14
Dependent Claim 22 words
The method of claim 10 further comprising the step of forming a contact electrode in contact with the second heavily doped region.
Claim 15
Dependent Claim 31 words
The method of claim 10 further comprising the step of introducing another impurity to the side surface in order to control a threshold voltage of the insulated gate field effect transistor.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-11-06 1999-05-08 1999-11-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-11-06 2003-05-08 2003-11-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-11-06 2007-05-08 2007-11-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag