US5462893A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making a semiconductor device with sidewall etch stopper and wide through-hole having multilayered wiring structure
Assignee: Toshiba Corp
•
Filing: 1994-04-20
•
Granted: 1995-10-31
•
Expires: 2014-04-20
Abstract
Abstract An amorphous silicon layer is used as an etch stop and is formed on the side wall of a first wiring layer having a predetermined wiring width and formed in a predetermined shape by patterning. A silicon oxide layer is covering the first wiring layer and the amorphous silicon layer, and a through-hole is formed in the silicon oxide layer so that a portion of the first wiring layer is exposed. The width of the through-hole is equal to or larger than the wiring width of the first wiring layer. A tungsten layer is filling the through-hole, and a second wiring layer connected to the tungsten layer is formed on the silicon oxide layer.
Inventors
- 👤 Fumitomo Matsuoka
- 👤 Naoki Ikeda
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 09:29
CPC Classifications
H; H10; H10W; H10W74/00; H10W74/40; H10W74/481; H10W20/00; H10W20/01; H10W20/071; H10W20/081; H10W20/40; H10W20/41; H10W20/42
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
170 words
A method of manufacturing a semiconductor device having a multilayered wiring structure on a semiconductor substrate, comprising the steps of: forming a first insulating layer on said semiconductor substrate; forming a first wiring layer having a selected wiring width and a selected shape on said first insulating layer; forming a protection layer on a side wall of said first wiring layer; forming a second insulating layer on the entire surface; forming an opening having a width equal to or larger than said wiring width of said first wiring layer reaching a surface of said first wiring layer in said second insulating layer by etching, said protection layer serving as a stopper to prevent said first insulating layer from being etched when a formation position of said opening deviates from said first wiring layer; forming a first conductive layer filling said opening; and forming a second conductive layer on the entire surface and patterning said second conductive layer, thereby forming a second wiring layer partially connected to said first conductive layer.
Claim 2
Independent Claim
170 words
A method of manufacturing a semiconductor device having a multilayered wiring structure on a semiconductor substrate, comprising the steps of: forming a first insulating layer on said semiconductor substrate; forming a first wiring layer having a selected wiring width and a selected shape on said first insulating layer; forming a protection layer on a side wall of said first wiring layer; forming a second insulating layer on the entire surface; forming an opening having a width equal to or larger than said wiring width of said first wiring layer reaching a surface of said first wiring layer in said second insulating layer by etching, said protection layer serving as a stopper to prevent said first insulating layer from being etched when a formation position of said opening deviates from said first wiring layer; forming a first conductive layer filling said opening; and forming a second conductive layer on the entire surface and patterning said second conductive layer, thereby forming a second wiring layer partially connected to said first conductive layer.
Claim 3
Dependent Claim
64 words
A method according to claim 1, wherein said step of forming said protection layer on said side wall of said first wiring layer includes the substeps of: forming a silicon layer on the entire surface including said first wiring layer, and etching said silicon layer by an anisotropic etching method, leaving said silicon layer on only said side wall of said first wiring layer.
Claim 4
Dependent Claim
18 words
A method according to claim 1, wherein said first conductive layer is formed by a reduced-pressure CVD method.
Claim 5
Independent Claim
164 words
A method of manufacturing a semiconductor device having a multilayered wiring structure on a semiconductor substrate, comprising the steps of: forming a first insulating layer on said semiconductor substrate; forming a first wiring layer having a selected wiring width and a selected shape on said first insulating layer; forming a protection layer on a side wall of said first wiring layer; forming a second insulating layer on the entire surface; forming an opening having a width equal to or larger than said wiring width of said first wiring layer reaching a surface of said first wiring layer in said second insulating layer by etching, said protection layer serving as a stopper to prevent said first insulating layer from being etched when a formation position of said opening deviates from said first wiring layer; and depositing a conductive layer on the entire surface and patterning said conductive layer, thus filling said opening and thereby forming a second wiring layer connected to said first wiring layer.
Claim 6
Independent Claim
164 words
A method of manufacturing a semiconductor device having a multilayered wiring structure on a semiconductor substrate, comprising the steps of: forming a first insulating layer on said semiconductor substrate; forming a first wiring layer having a selected wiring width and a selected shape on said first insulating layer; forming a protection layer on a side wall of said first wiring layer; forming a second insulating layer on the entire surface; forming an opening having a width equal to or larger than said wiring width of said first wiring layer reaching a surface of said first wiring layer in said second insulating layer by etching, said protection layer serving as a stopper to prevent said first insulating layer from being etched when a formation position of said opening deviates from said first wiring layer; and depositing a conductive layer on the entire surface and patterning said conductive layer, thus filling said opening and thereby forming a second wiring layer connected to said first wiring layer.
Claim 7
Dependent Claim
64 words
A method according to claim 4, wherein said step of forming said protection layer on said side wall of said first wiring layer includes the substeps of: forming a silicon layer on the entire surface including said first wiring layer, and etching said silicon layer by an anisotropic etching method, leaving said silicon layer on only said side wall of said first wiring layer.
References Cited (Backward Citations)
US4561009A
Cited
US4556897A
Cited
EP0119497A1
Cited
US4646126A
Cited
US4582563A
Cited
US4807013A
Cited
US4916521A
Cited
US5036382A
Cited
US4931353A
Cited
US4933303A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-10-30 | 1999-05-01 | 1999-10-31 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-10-30 | 2003-05-01 | 2003-10-31 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-10-30 | 2007-05-01 | 2007-10-31 | $7700.00 | Window Closed / Lapsed |