US5459851A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Dual-port memory with selective read data output prohibition
Assignee: Mitsubishi Electric Corp
•
Filing: 1994-08-31
•
Granted: 1995-10-17
•
Expires: 2014-08-31
Abstract
Abstract A dual-port memory is interposed between a host system and a slave system in a multiprocessor system, and data transmission between the host system and the slave system is performed through the dual-port memory using first and second input/output ports, the dual-port memory being accessible from the host system and the slave system simultaneously. An address region of the dual-port memory is placed overlapping the address space of an internal memory of the host system, so that no change is needed in programming in the host system, however, data collision may be generated in a region in the address space shared by the internal memory and the dual-port memory. In order to prevent data collision, the dual-port memory includes a memory cell array having a plurality of memory cells, first cell selection circuitry and second cell selection circuitry, and read data output prohibiting circuitry which prohibits data read out from a selected memory cell from being output to the host system. The output of data read out from a portion of the memory cells in the memory array may be prohibited instead.
Inventors
- 👤 Toyokatsu Nakajima
- 👤 Mitsuru Sugita
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 23:04
CPC Classifications
G; G11; G11C; G11C8/00; G11C8/16
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
164 words
A dual-port memory permitting data transmission with a first system having an internal memory and a second system having an internal memory through first and second input/output ports, and accessible simultaneously by said first and second systems, said dual-port memory comprising: a memory cell array having a plurality of memory cells; first and second input/output ports; first memory cell selection means for selecting one memory cell in said memory cell array based on address data from said first system; second memory cell selection means for selecting one memory cell in said memory cell array based on address data from said second system, said first and second memory cell selection means being mutually exclusive; and read data output prohibition means for prohibiting output of data read out from the selected memory cells when an address of data read out from the internal memory of the first or second systems and a corresponding address of data read out in the dual port memory are simultaneously designated.
Claim 2
Dependent Claim
164 words
A dual-port memory permitting data transmission with a first system having an internal memory and a second system having an internal memory through first and second input/output ports, and accessible simultaneously by said first and second systems, said dual-port memory comprising: a memory cell array having a plurality of memory cells; first and second input/output ports; first memory cell selection means for selecting one memory cell in said memory cell array based on address data from said first system; second memory cell selection means for selecting one memory cell in said memory cell array based on address data from said second system, said first and second memory cell selection means being mutually exclusive; and read data output prohibition means for prohibiting output of data read out from the selected memory cells when an address of data read out from the internal memory of the first or second systems and a corresponding address of data read out in the dual port memory are simultaneously designated.
Claim 3
Dependent Claim
29 words
The dual-port memory in accordance with claim 1, wherein said read data output prohibition means prohibits the output of read data to one of said first and second systems.
Claim 4
Dependent Claim
30 words
The dual-port memory in accordance with claim 1, wherein said read data output prohibition means prohibits the output of the read data to both of said first and second systems.
Claim 5
Dependent Claim
33 words
The dual-port memory in accordance with claim 1, wherein said read data output prohibition means prohibits the output of data read out from all of the memory cells in said memory cell array.
Claim 6
Dependent Claim
40 words
The dual-port memory in accordance with claim 4, wherein said read data output prohibition means comprises: gate means for gating data read out from said memory cell array; and opening/closing control means for controlling the opening/closing of said gate means.
Claim 7
Dependent Claim
29 words
The dual-port memory in accordance with claim 5, wherein said opening/closing control means controls the opening and closing of said gate means based on externally set read permission/non-permission information.
Claim 8
Dependent Claim
35 words
The dual-port memory in accordance with claim 1, wherein said data read data output prohibition means prohibits the output of data read out from a part of the memory cells in said memory cell array.
Claim 9
Dependent Claim
42 words
The dual-port memory in accordance with claim 7, wherein said data read output prohibition means comprises: gate means for gating data read out from said memory cell array; and opening/closing control means for controlling the opening and closing of said gate means.
Claim 10
Dependent Claim
43 words
The dual-port memory in accordance with claim 8, wherein said opening/closing control means controls said gate means so as to prohibit the output of data only if data is read out from memory cells in a prescribed area of said memory cell array.
Claim 11
Dependent Claim
94 words
The dual-port memory in accordance with claim 9, wherein said opening/closing control means comprises: register means for storing read permission/non-permission information for each area in said memory cell array; decode means for decoding address data from said first and second systems, and outputting a signal indicative of an access state for each prescribed area in said memory cell array; and opening/closing control signal generation means for generating an opening/closing control signal for said gate means based on the read permission/non-permission information stored in said register means and an output signal from said decode means.
References Cited (Backward Citations)
US3742458A
Cited
US4590552A
Cited
US4577292A
Cited
US4742487A
Cited
US4823321A
Cited
US5036491A
Cited
US4975878A
Cited
US4975870A
Cited
US5014247A
Cited
US5097445A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-10-16 | 1999-04-17 | 1999-10-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-10-16 | 2003-04-17 | 2003-10-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-10-16 | 2007-04-17 | 2007-10-17 | $7700.00 | Window Closed / Lapsed |