US5457071A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Stackable vertical thin package/plastic molded lead-on-chip memory cube
Assignee: International Business Machines Corp
•
Filing: 1993-09-03
•
Granted: 1995-10-10
•
Expires: 2013-09-03
Abstract
Abstract This is a semiconductor chip package configuration particularly suited for stacking. These described arrangement is especially adapted to be used with the so-called Lead-On-Chip type package. Each package is of minimum size, and provided with a thermal heat sink arranged with respect to the remainder of the package to balance the stresses induced in the package during fabrication. This is accomplished by placing a lead frame on the active face of the semiconductor chip, bonding the lead frame conductors to respective input/output pads on the active face of the chip, and molding an encapsulant completely around five of the six sides of the chip but leaving a substantial portion of the sixth side unencapsulated. A heat sink is affixed on the exposed, i.e. unencapsulated, portion of the sixth side of the chip. The heat sink is comprised of a metal capable of thermally conducting and dissipating waste heat away from the chip and is of a mass, thickness, and area to counterbalance stresses such, as bending stresses, introduced into the chip by the application of the lead frame and encapsulant to the chip. The heat sink can also employed as a ground plane to provide an electromagnetic shield when the chips are arranged in a stack.
Inventors
- 👤 Edward J. Dombroski
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 10:09
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/40; H10W70/411; H10W70/415; H10W40/00; H10W40/20; H10W40/22; H10W40/226; H10W42/00; H10W42/20; H10W90/00; H10W72/00; H10W72/50; H10W72/541; H10W72/5449; H10W72/551; H10W72/552; H10W72/5522; H10W74/00; H10W90/20; H10W90/288; H10W90/701; H10W90/721; H10W90/722; H10W90/751; H10W90/756; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49121; Y10T29/49169; Y10T29/49171; Y10T29/49172
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
197 words
A method of forming a semiconductor package comprising the steps of; providing a semiconductor chip having a first major surface with input and output bonding pads thereon, a second major surface substantially parallel to said first major surface and four minor surfaces substantially perpendicular to said major surfaces and joining said major surfaces, placing an insulating layer having a selected thickness on a selected portion of said first major surface, providing a lead frame having a plurality of conductors with distal and proximal ends and positioning the proximal ends of the conductors adjacent said first major surface of said chip and on said insulating layer, forming an electrical connection between each respective one of said proximal ends of said conductors and a respective one of each of said bonding pads on the chip, selecting a metallic plate, having a thickness sufficient to compensate for any bending moment induced in the chip by the application of the lead frame conductors and the insulating layer thereto, and securing said selected plate to said second major surface to compensate for any bending moment induced in the chip by the application of the lead frame conductors and the insulating layer thereto.
Claim 2
Independent Claim
197 words
A method of forming a semiconductor package comprising the steps of; providing a semiconductor chip having a first major surface with input and output bonding pads thereon, a second major surface substantially parallel to said first major surface and four minor surfaces substantially perpendicular to said major surfaces and joining said major surfaces, placing an insulating layer having a selected thickness on a selected portion of said first major surface, providing a lead frame having a plurality of conductors with distal and proximal ends and positioning the proximal ends of the conductors adjacent said first major surface of said chip and on said insulating layer, forming an electrical connection between each respective one of said proximal ends of said conductors and a respective one of each of said bonding pads on the chip, selecting a metallic plate, having a thickness sufficient to compensate for any bending moment induced in the chip by the application of the lead frame conductors and the insulating layer thereto, and securing said selected plate to said second major surface to compensate for any bending moment induced in the chip by the application of the lead frame conductors and the insulating layer thereto.
Claim 3
Dependent Claim
77 words
The method of claim 1 wherein there is further provided the step of encapsulating and substantially enclosing, with an insulating material, said first major surface, said four minor surfaces, the proximal ends of said conductors and partially enclosing a portion of said distal ends of said conductors, a portion of said distal ends being cantilevered from said encapsulation, said encapsulation step further includes encapsulating any portion of said second major surface uncovered by said metallic plate. PG,20
Claim 4
Dependent Claim
27 words
The method of claim 2 wherein there is further provided the step of forming a plurality of extending hemispheres in the encapsulation on said first major surface.
Claim 5
Dependent Claim
36 words
The method of claim 3 wherein there is further provided the step of forming in the encapsulation surrounding said minor surfaces a plurality of sockets that will mate with said extending hemispheres on any adjacent package.
Claim 6
Dependent Claim
36 words
The method of claim 1 wherein there is further provided the step of forming, in the encapsulation material on said first major surface, a small recess which exposes a selected one of said lead frame conductors.
Claim 7
Dependent Claim
25 words
The method of claim 1 wherein said metallic plate is selected to have a thickness at least equal to the thickness of said lead frame.
Claim 8
Dependent Claim
58 words
The method of claim 1 wherein there is further provided the step of encapsulating and substantially enclosing, with an insulating material, said first major surface, said four minor surfaces, the proximal ends of said conductors and partially enclosing a portion of said distal ends of said conductors, a portion of said distal ends being cantilevered from said encapsulation.
Claim 9
Dependent Claim
34 words
The method of claim 1 wherein said plate is selected to have a thickness substantially equal to the sum of the thickness of said proximal ends of said lead frame and said insulating layer.
Claim 10
Dependent Claim
19 words
The method of claim 2 wherein said plate is selected to have a thickness between 0.12 and 0.165 mm.
Claim 11
Dependent Claim
58 words
The method of claim 8 wherein there is further provided the step of encapsulating and substantially enclosing, with an insulating material, said first major surface, said four minor surfaces, the proximal ends of said conductors and partially enclosing a portion of said distal ends of said conductors, a portion of said distal ends being cantilevered from said encapsulation.
Claim 12
Dependent Claim
58 words
The method of claim 9 wherein there is further provided the step of encapsulating and substantially enclosing, with an insulating material, said first major surface, said four minor surfaces, the proximal ends of said conductors and partially enclosing a portion of said distal ends of said conductors, a portion of said distal ends being cantilevered from said encapsulation.
Claim 13
Dependent Claim
35 words
The method of claim 9 wherein there is further provided the step of thinning said proximal ends of said lead frame conductors to substantially one half the thickness of the distal ends of said conductors.
Claim 14
Dependent Claim
24 words
The method of claim 7 wherein said encapsulation step further includes encapsulating any portion of said second major surface uncovered by said metallic plate.
Claim 15
Dependent Claim
28 words
The method of claim 7 wherein said plate is selected to have a size substantially larger than said chip and to extend beyond the edge of said encapsulant.
Claim 16
Independent Claim
299 words
A method of forming a stack of semiconductor packages comprising the steps of; forming a plurality of semiconductor packages each package being formed by the process comprising the steps of; providing a semiconductor chip having a first major surface with input and output bonding pads thereon, a second major surface substantially parallel to said first major surface and four minor surfaces substantially perpendicular to said major surfaces and joining said major surfaces, placing an insulating layer having a selected thickness on a selected portion of said first major surface, providing a lead frame having a plurality of conductors with distal and proximal ends and positioning the proximal ends of the conductors adjacent said first major surface of said chip and on said insulating layer, forming an electrical connection between each respective one of said proximal ends of said conductors and a respective one of each of said bonding pads on the chip, selecting a metallic plate, having a thickness sufficient to compensate for any bending moment induced in the chip by the application of the lead frame conductors and the insulating layer thereto; securing said selected plate to said second major surface to provide a good thermal contact therewith, and compensate for any bending moment induced in the chip by the application of the lead frame conductors and the insulating layer thereto; and encapsulating and substantially enclosing, with an insulating material, said first major surface, said four minor surfaces, the proximal ends of said conductors and partially enclosing a portion of said distal ends of said conductors, a portion of said distal ends being cantilevered from said encapsulation; placing said packages in a stack with a thermoplastic adhesive between abutting packages; and heating said stack of packages to bond each such package in said stack to an abutting package.
Claim 17
Independent Claim
299 words
A method of forming a stack of semiconductor packages comprising the steps of; forming a plurality of semiconductor packages each package being formed by the process comprising the steps of; providing a semiconductor chip having a first major surface with input and output bonding pads thereon, a second major surface substantially parallel to said first major surface and four minor surfaces substantially perpendicular to said major surfaces and joining said major surfaces, placing an insulating layer having a selected thickness on a selected portion of said first major surface, providing a lead frame having a plurality of conductors with distal and proximal ends and positioning the proximal ends of the conductors adjacent said first major surface of said chip and on said insulating layer, forming an electrical connection between each respective one of said proximal ends of said conductors and a respective one of each of said bonding pads on the chip, selecting a metallic plate, having a thickness sufficient to compensate for any bending moment induced in the chip by the application of the lead frame conductors and the insulating layer thereto; securing said selected plate to said second major surface to provide a good thermal contact therewith, and compensate for any bending moment induced in the chip by the application of the lead frame conductors and the insulating layer thereto; and encapsulating and substantially enclosing, with an insulating material, said first major surface, said four minor surfaces, the proximal ends of said conductors and partially enclosing a portion of said distal ends of said conductors, a portion of said distal ends being cantilevered from said encapsulation; placing said packages in a stack with a thermoplastic adhesive between abutting packages; and heating said stack of packages to bond each such package in said stack to an abutting package.
References Cited (Backward Citations)
US3922712A
Cited
US4862245A
Cited
US5198888A
Cited
US5275975A
Cited
US5134094A
Cited
US5286679A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-10-09 | 1999-04-10 | 1999-10-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-10-09 | 2003-04-10 | 2003-10-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-10-09 | 2007-04-10 | 2007-10-10 | $7700.00 | Window Closed / Lapsed |